summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] Move InstPrinter files to MCTargetDesc. NFCRichard Trieu2019-05-111-1/+1
* [AMDGPU] gfx1010 s_code_end generationStanislav Mekhanoshin2019-05-031-2/+15
* [AMDGPU] gfx1010 sgpr register changesStanislav Mekhanoshin2019-04-241-0/+1
* AMDGPU: Fix unreachable when counting register usage of SGPR96Matt Arsenault2019-04-151-0/+3
* [AsmPrinter] refactor to remove remove AsmVariant. NFCNick Desaulniers2019-04-101-2/+1
* AMDGPU: Remove dx10-clamp from subtarget featuresMatt Arsenault2019-03-291-2/+3
* [AMDGPU] Added MsgPack format PAL metadataTim Renouf2019-03-201-0/+1
* [AMDGPU] Factored PAL metadata handling out into its own classTim Renouf2019-03-201-92/+19
* [AMDGPU][MC][GFX9] Added support of operands shared_base, shared_limit, priva...Dmitry Preobrazhensky2019-03-201-0/+3
* AMDGPU: Fix crashes in invalid call casesMatt Arsenault2019-02-281-2/+12
* AMDGPU: Remove debugger related subtarget featuresMatt Arsenault2019-02-211-31/+0
* AMDGPU: Try to use function specific STMatt Arsenault2019-02-121-20/+21
* [AMDGPU][MC] Added support of lds_direct operandDmitry Preobrazhensky2019-02-081-0/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Emit MessagePack HSA Metadata for v3 code objectScott Linder2018-12-121-30/+33
* [AMDGPU] Derive GCNSubtarget from MF to get overridden target featuresDavid Stuttard2018-11-191-2/+2
* [AMDGPU] Remove FeatureVGPRSpillingScott Linder2018-10-311-5/+3
* AMDGPU: Generate .amdgcn_target for object code v3Konstantin Zhuravlyov2018-10-151-3/+10
* AMDGPU: Rename isAmdCodeObjectV2 -> isAmdHsaOrMesaKonstantin Zhuravlyov2018-10-041-6/+4
* AMDGPU: Re-apply r341982 after fixing the layering issueKonstantin Zhuravlyov2018-09-121-9/+10
* Revert "AMDGPU: Move isa version and EF_AMDGPU_MACH_* determination into Targ...Ilya Biryukov2018-09-121-10/+9
* AMDGPU: Move isa version and EF_AMDGPU_MACH_* determinationKonstantin Zhuravlyov2018-09-111-9/+10
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-2/+1
* Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"Matt Arsenault2018-07-201-6/+12
* Revert "AMDGPU: Fix handling of alignment padding in DAG argument lowering"Evgeniy Stepanov2018-07-141-10/+4
* AMDGPU: Fix handling of alignment padding in DAG argument loweringMatt Arsenault2018-07-131-4/+10
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-15/+15
* [AMDGPU] Refactor HSAMetadataStream::emitKernel (NFC)Scott Linder2018-07-101-54/+1
* AMDGPU: Don't use struct type for argument layoutMatt Arsenault2018-06-291-2/+6
* AMDGPU: Remove MFI::ABIArgOffsetMatt Arsenault2018-06-281-2/+2
* AMDGPU/NFC: Fix typo in commentKonstantin Zhuravlyov2018-06-271-1/+1
* AMDGPU: Remove ability to reserve VGPRs for debuggerKonstantin Zhuravlyov2018-06-211-17/+0
* [AMDGPU] Update assembler for HSA Code Object v3Scott Linder2018-06-211-37/+22
* AMDGPU/AMDHSA: Remove GridWorkGroupCountX/Y/ZKonstantin Zhuravlyov2018-06-211-27/+0
* AMDHSA/NFC: Code object v3 updates (additional):Konstantin Zhuravlyov2018-06-121-0/+16
* AMDHSA: Code object v3 updatesKonstantin Zhuravlyov2018-06-121-6/+97
* AMDGPU: Always set COMPUTE_PGM_RSRC2.ENABLE_TRAP_HANDLER to zero for AMDHSA asKonstantin Zhuravlyov2018-05-291-1/+2
* AMDGPU: Pass function directly instead of MachineFunctionMatt Arsenault2018-05-291-4/+4
* [AMDGPU] Add perf hints to functionsStanislav Mekhanoshin2018-05-251-3/+9
* AMDGPU: Split R600 AsmPrinter code into its own classTom Stellard2018-05-241-156/+83
* AMDGPU: Remove #include "MCTargetDesc/AMDGPUMCTargetDesc.h" from common headersTom Stellard2018-05-221-0/+1
* [AMDGPU] Fix compilation failure when IR contains comdatYaxun Liu2018-05-111-2/+0
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-2/+2
* [AMDGPU] Ensure there are enough registers for wave dispatchTim Renouf2018-04-111-0/+13
* Revert "[AMDGPU] Ensure there are enough registers for wave dispatch"Tim Renouf2018-04-111-13/+0
* [AMDGPU] Ensure there are enough registers for wave dispatchTim Renouf2018-04-111-0/+13
* AMDGPU: Support realigning stackMatt Arsenault2018-03-291-0/+2
* Move TargetLoweringObjectFile from CodeGen to Target to fix layeringDavid Blaikie2018-03-231-1/+1
* [AMDGPU] do not generate .AMDGPU.config for amdpal os typeTim Renouf2018-02-061-16/+12
* [AMDGPU][MC][GFX8][GFX9] Added XNACK_MASK supportDmitry Preobrazhensky2018-01-101-0/+5
OpenPOWER on IntegriCloud