summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Split -enable-global-merge into ARM and AArch64 options.Ahmed Bougacha2015-04-111-1/+8
* [AArch64, ARM] Enable GlobalMerge with -O3 rather than -O1.Ahmed Bougacha2015-03-231-1/+1
* Remove the bare getSubtargetImpl call from the AArch64 port. As partEric Christopher2015-03-211-1/+0
* Revert "Migrate the AArch64 TargetRegisterInfo to its TargetMachine"Eric Christopher2015-03-181-1/+0
* Migrate the AArch64 TargetRegisterInfo to its TargetMachineEric Christopher2015-03-121-0/+1
* Fix comment formatting.Eric Christopher2015-03-121-2/+1
* Move the DataLayout to the generic TargetMachine, making it mandatory.Mehdi Amini2015-03-121-9/+17
* Remove subtarget dependence in pass pipeline setup for AArch64.Eric Christopher2015-03-031-4/+1
* Rewrite the global merge pass to be subprogram agnostic for now.Eric Christopher2015-02-231-1/+4
* AArch64: Canonicalize access to function attributes, NFCDuncan P. N. Exon Smith2015-02-141-5/+2
* [PM] Remove the old 'PassManager.h' header file at the top level ofChandler Carruth2015-02-131-1/+1
* [multiversion] Switch all of the targets over to use theChandler Carruth2015-02-011-2/+4
* [PM] Switch the TargetMachine interface from accepting a pass managerChandler Carruth2015-01-311-2/+3
* [PM] Change the core design of the TTI analysis to use a polymorphicChandler Carruth2015-01-311-4/+0
* Remove a few getSubtarget calls in AArch64 pass manager initialization.Eric Christopher2015-01-301-2/+2
* Move DataLayout back to the TargetMachine from TargetSubtargetInfoEric Christopher2015-01-261-0/+7
* Enable MachineVerifier in debug mode for X86, ARM, AArch64, Mips.Matthias Braun2014-12-111-5/+5
* [CodeGen] Add print and verify pass after each MachineFunctionPass by defaultMatthias Braun2014-12-111-17/+13
* This reverts commit r224043 and r224042.Rafael Espindola2014-12-111-8/+12
* Enable machineverifier in debug mode for X86, ARM, AArch64, MipsMatthias Braun2014-12-111-5/+5
* [CodeGen] Add print and verify pass after each MachineFunctionPass by defaultMatthias Braun2014-12-111-17/+13
* Add out of line virtual destructors to all LLVMTargetMachine subclassesReid Kleckner2014-11-201-0/+2
* [AArch64] Enable SeparateConstOffsetFromGEP, EarlyCSE and LICM passes on AArc...Hao Liu2014-11-191-0/+18
* This patch changes the ownership of TLOF from TargetLoweringBase to TargetMac...Aditya Nandakumar2014-11-131-0/+12
* AArch64: enable Cortex-A57 FP balancing on Cortex-A53.Tim Northover2014-10-281-1/+2
* [PBQP] Teach PassConfig to tell if the default register allocator is used.Arnaud A. de Grandmaison2014-10-211-13/+2
* [AArch64] Add workaround for Cortex-A53 erratum (835769)Bradley Smith2014-10-131-0/+7
* [PBQP] Replace PBQPBuilder with composable constraints (PBQPRAConstraint).Lang Hames2014-10-091-1/+1
* Add subtarget caches to aarch64, arm, ppc, and x86.Eric Christopher2014-10-061-1/+28
* [AArch64] Don't enable the post-RA MI scheduler at OptNone.Chad Rosier2014-09-121-1/+2
* [AArch64] Enable post-RA MI scheduler.Chad Rosier2014-09-121-1/+3
* [AArch64] Add experimental PBQP supportArnaud A. de Grandmaison2014-09-101-2/+14
* [AArch64] Add pass to enable additional comparison optimizations by CSE.Jiangning Liu2014-09-051-0/+7
* Rename AtomicExpandLoadLinked into AtomicExpandRobin Morisset2014-08-211-1/+1
* [AArch64] Run a peephole pass right after AdvSIMD pass.Quentin Colombet2014-08-211-1/+5
* [AArch64] Add an FP load balancing pass for Cortex-A57James Molloy2014-08-081-0/+4
* MachineCombiner Pass for selecting faster instruction sequence on AArch64Gerolf Hoflehner2014-08-071-0/+6
* [AArch64] Add a testcase for r214957.James Molloy2014-08-061-1/+8
* Revert "r214832 - MachineCombiner Pass for selecting faster instruction"Kevin Qin2014-08-051-6/+0
* MachineCombiner Pass for selecting faster instructionGerolf Hoflehner2014-08-051-0/+6
* Revert "r214669 - MachineCombiner Pass for selecting faster instruction"Kevin Qin2014-08-041-6/+0
* MachineCombiner Pass for selecting faster instructionGerolf Hoflehner2014-08-031-0/+6
* Run sort_includes.py on the AArch64 backend.Benjamin Kramer2014-07-251-1/+1
* AArch64: remove "arm64_be" support in favour of "aarch64_be".Tim Northover2014-07-231-3/+1
* AArch64: Re-enable AArch64AddressTypePromotionDuncan P. N. Exon Smith2014-07-021-0/+2
* AArch64: Temporarily disable AArch64AddressTypePromotionDuncan P. N. Exon Smith2014-07-021-2/+0
* Move AArch64TargetLowering to AArch64Subtarget.Eric Christopher2014-06-101-1/+1
* Move AArch64InstrInfo to AArch64Subtarget.Eric Christopher2014-06-101-2/+1
* Move AArch64SelectionDAGInfo down to the subtarget.Eric Christopher2014-06-101-1/+1
* Have AArch64SelectionDAGInfo take a DataLayout parameter ratherEric Christopher2014-06-101-1/+1
OpenPOWER on IntegriCloud