summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* This commit enables unaligned memory accesses of vector types on AArch64 back...Jiangning Liu2014-04-181-0/+44
* Convert SelectionDAG::getVTList to use ArrayRefCraig Topper2014-04-161-2/+2
* Break PseudoSourceValue out of the Value hierarchy. It is now the root of its...Nick Lewycky2014-04-151-1/+1
* [AArch64] Implement the isLegalAddressingMode and getScalingFactorCost APIs.Chad Rosier2014-04-121-0/+66
* [AArch64] Implement the isZExtFree APIs.Chad Rosier2014-04-091-0/+36
* [AArch64] Implement the isTruncateFree API.Chad Rosier2014-04-091-0/+21
* ARM64: handle v1i1 types arising from setcc properly.Tim Northover2014-04-041-28/+0
* Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper2014-04-041-2/+2
* [AArch64] Lower SHL_PARTS, SRA_PARTS and SRL_PARTSLogan Chien2014-03-271-0/+88
* AArch64_BE function argument passing for ARM ABIChristian Pirker2014-03-261-2/+11
* AArch64: fix LowerCONCAT_VECTORS for new CodeGen.Tim Northover2014-03-101-10/+11
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-021-8/+4
* AArch64: __va_list.__stack must be 8-byte alignedOliver Stannard2014-02-201-1/+3
* [AArch64] Expanded sin, cos, pow with FP vector types inputsAna Pazos2014-02-181-0/+10
* Fix a typo about lowering AArch64 va_copy.Jiangning Liu2014-02-181-1/+1
* [AArch64 NEON] Fix a bug to avoid using floating type as condition type in lo...Kevin Qin2014-02-141-11/+6
* [AArch64]Fix the assertion failure caused by "v1i1 SETCC" DAG node.Hao Liu2014-02-141-0/+90
* [AArch64] Custom lower concat_vector patterns with v4i16, v4i32, v8i8, v8i16,...Chad Rosier2014-01-301-0/+53
* [AArch64 NEON] Lower SELECT_CC with vector operand.Kevin Qin2014-01-291-56/+178
* [AArch64 NEON] Try to generate CONCAT_VECTOR when lowering BUILD_VECTOR or SH...Kevin Qin2014-01-271-28/+90
* Revert r199791.Kevin Qin2014-01-271-85/+28
* fix some spell mistakes around 'ConcatVector' and 'ShuffleVector' in AArch64 ...Kevin Qin2014-01-231-4/+4
* [AArch64 NEON] Try to generate CONCAT_VECTOR when lowering BUILD_VECTOR or SH...Kevin Qin2014-01-221-28/+85
* [AArch64 NEON] Fix a bug caused by undef lane when generating VEXT.Kevin Qin2014-01-211-15/+21
* Revert r199628: "[AArch64 NEON] Fix a bug caused by undef lane when generatin...Chandler Carruth2014-01-201-21/+15
* [AArch64 NEON] Fix a bug caused by undef lane when generating VEXT.Kevin Qin2014-01-201-15/+21
* [AArch64 NEON] Expand vector for UDIV/SDIV/UREM/SREM/FREM as neon doesn't sup...Kevin Qin2014-01-171-0/+55
* [AArch64 NEON] Custom lower conversion between vector integer and vector floa...Kevin Qin2014-01-171-0/+94
* [AArch64]Fix the problem can't select concat_vectors of two v1i32 types.Hao Liu2014-01-171-3/+1
* For AArch64, lowering sext_inreg and generate optimized code by using SXTL.Jiangning Liu2014-01-151-1/+73
* AArch64: don't try to handle [SU]MUL_LOHI nodesTim Northover2014-01-141-0/+5
* Add FPExt option to CCValAssign::LocInfo. When generating calling-conventionLang Hames2014-01-141-2/+4
* [AArch64] Fix assertion failure caused by an invalid comparison between APInt...Andrea Di Biagio2014-01-131-2/+3
* [AArch64 NEON] Add more scenarios to use perm instructions when lowering shuf...Kevin Qin2014-01-131-10/+37
* Silence unused variable warning for non-asserting builds that was introduced ...Kristof Beyls2014-01-101-2/+2
* Make sure -use-init-array has intended effect on all AArch64 ELF targets, not...Kristof Beyls2014-01-101-6/+2
* [AArch64 NEON] Fix generating incorrect value type of NEON_VDUPLANEKevin Qin2014-01-081-5/+51
* Remove unnecessary #includes.Bill Wendling2014-01-061-1/+0
* Refactor function that checks that __builtin_returnaddress's argument is cons...Bill Wendling2014-01-061-4/+1
* Emit an error message if the value passed to __builtin_returnaddress isn't a ...Bill Wendling2014-01-051-0/+7
* Remove the 's' DataLayout specificationRafael Espindola2014-01-011-0/+6
* [AArch64]Fix the problem that can't select mul of v1i64/v2i64 types.Hao Liu2013-12-301-0/+12
* [AArch64 NEON] Fix a bug when lowering BUILD_VECTOR.Kevin Qin2013-12-241-1/+4
* [AArch64 NEON] Fix a pattern match failure with NEON_VDUP.Kevin Qin2013-12-241-3/+1
* [AArch64 NEON]Implment loading vector constant form constant pool.Kevin Qin2013-12-181-0/+32
* [AArch64]Fix the pattern match failure for v1i8/v1i16/v1i32 types.Hao Liu2013-12-161-1/+5
* [AArch64] Removed unnecessary copy patterns with v1fx types.Chad Rosier2013-12-121-3/+0
* [AArch64 NEON] Get instruction BSL matched to VSELECT.Kevin Qin2013-12-111-8/+3
* [AArch64]Pattern match failures for truncate store and extend loadHao Liu2013-12-091-0/+19
* For AArch64, add missing register cost calculation for big value types like v...Jiangning Liu2013-12-051-1/+24
OpenPOWER on IntegriCloud