index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
AArch64
/
AArch64DeadRegisterDefinitionsPass.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compu...
Matthias Braun
2016-08-25
1
-1
/
+1
*
[AArch64] Register passes so they can be run by llc
Diana Picus
2016-08-01
1
-4
/
+0
*
Add optimization bisect opt-in calls for AArch64 passes
Andrew Kaylor
2016-04-25
1
-0
/
+3
*
AArch64: don't create instructions that write to xzr/wzr twice.
Tim Northover
2016-04-13
1
-0
/
+8
*
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
Derek Schuff
2016-04-04
1
-0
/
+5
*
[AArch64] Fix a typo. NFC.
Chad Rosier
2016-04-01
1
-1
/
+1
*
[AArch64] Register AArch64DeadRegisterDefinition pass with LLVM pass manager.
Chad Rosier
2015-08-05
1
-2
/
+14
*
Remove 'virtual' keyword from methods markedwith 'override' keyword.
Craig Topper
2014-08-30
1
-2
/
+2
*
Have MachineFunction cache a pointer to the subtarget to make lookups
Eric Christopher
2014-08-05
1
-1
/
+1
*
Remove the TargetMachine forwards for TargetSubtargetInfo based
Eric Christopher
2014-08-04
1
-1
/
+2
*
Run sort_includes.py on the AArch64 backend.
Benjamin Kramer
2014-07-25
1
-1
/
+1
*
AArch64/ARM64: move ARM64 into AArch64's place
Tim Northover
2014-05-24
1
-0
/
+134