summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* If a target doesn't have HasMULHU or HasUMUL_LOHI, ExpandOp would returnChris Lattner2007-10-141-1/+0
* When coalescing an EXTRACT_SUBREG and the dst register is a physical register,Evan Cheng2007-10-142-26/+28
* Revert 42908 for now.Evan Cheng2007-10-141-19/+19
* Disable some compile-time optimizations on PPCDale Johannesen2007-10-141-0/+3
* Enhance the truncstore optimization code to handle shiftedChris Lattner2007-10-131-2/+21
* Add a simple optimization to simplify the input toChris Lattner2007-10-132-1/+43
* Local spiller optimization: Evan Cheng2007-10-132-4/+54
* Optionally create a MachineInstr without default implicit operands.Evan Cheng2007-10-131-4/+5
* Corrected many typing errors. And removed 'nest' parameter handlingArnold Schwaighofer2007-10-121-2/+2
* ppc long double. Implement fabs and fneg.Dale Johannesen2007-10-121-0/+16
* Implement i64->ppcf128 conversions.Dale Johannesen2007-10-121-1/+20
* Did mean to leave this in. INSERT_SUBREG isn't being coalesced yet.Evan Cheng2007-10-121-2/+1
* Change the names used for internal labels to use the currentDan Gohman2007-10-121-19/+19
* Fix some corner cases with vectors in copyToRegs and copyFromRegs.Dan Gohman2007-10-121-1/+16
* Add support to SplitVectorOp for powi, where the second operandDan Gohman2007-10-121-0/+6
* Restrict EXTRACT_SUBREG coalescing to avoid negative performance impact.Evan Cheng2007-10-121-1/+6
* EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG likeEvan Cheng2007-10-127-231/+371
* Some clean up.Evan Cheng2007-10-121-3/+0
* PPC long double. Implement a couple more conversions.Dale Johannesen2007-10-121-0/+35
* Add intrinsics for sin, cos, and pow. These use llvm_anyfloat_ty, and soDan Gohman2007-10-121-0/+16
* Codegen support for vector intrinsics.Dan Gohman2007-10-111-27/+114
* Implement ppc long double->uint conversion.Dale Johannesen2007-10-112-3/+58
* Add runtime library names for pow.Dan Gohman2007-10-111-0/+4
* Add an ISD::FPOW node type.Dan Gohman2007-10-111-0/+1
* Added tail call optimization to the x86 back end. It can beArnold Schwaighofer2007-10-111-0/+48
* Next PPC long double bits. First cut at constants.Dale Johannesen2007-10-111-0/+8
* Correct swapped arguments to getConstant.Duncan Sands2007-10-101-1/+1
* Next PPC long double bits: ppcf128->i32 conversion.Dale Johannesen2007-10-102-2/+26
* Bad choice of variable name.Evan Cheng2007-10-101-2/+2
* Fix an extremely stupid bug that prevented first round of coalescing (physica...Evan Cheng2007-10-091-1/+2
* Call getFunctionNumber() instead of referencing FunctionNumber directly,Dan Gohman2007-10-081-1/+1
* Migrate X86 and ARM from using X86ISD::{,I}DIV and ARMISD::MULHILO{U,S} toDan Gohman2007-10-082-40/+140
* DAGCombiner support for UDIVREM/SDIVREM and UMUL_LOHI/SMUL_LOHI. Dan Gohman2007-10-081-17/+137
* Add convenience overloads of SelectionDAG::getNode that take a SDVTListDan Gohman2007-10-081-0/+36
* In -debug mode, dump SelectionDAGs both before and after theDan Gohman2007-10-081-1/+7
* Kill cycle of an live range is always the last use index + 1.Evan Cheng2007-10-081-1/+1
* convertFromInteger, as originally written, expected sign-extendedNeil Booth2007-10-072-3/+3
* Reapply 42677.Evan Cheng2007-10-061-3/+52
* revert evan's patch until the header is committedChris Lattner2007-10-061-52/+3
* Added DAG xforms. e.g.Evan Cheng2007-10-061-3/+52
* Next powerpc long double bits. Comparisons work,Dale Johannesen2007-10-061-28/+56
* First round of ppc long double. call/return andDale Johannesen2007-10-052-31/+86
* Legalize support for MUL_LOHI and DIVREM.Dan Gohman2007-10-051-0/+10
* Fix a typo in a comment.Dan Gohman2007-10-051-1/+1
* Provide names for MUL_LOHI and DIVREM operators.Dan Gohman2007-10-051-0/+4
* Chain producing nodes cannot be moved, not chain reading nodes.Evan Cheng2007-10-051-5/+7
* Oops. Didn't mean to leave this in.Evan Cheng2007-10-051-1/+0
* If a node that defines a physical register that is expensive to copy. TheEvan Cheng2007-10-052-47/+165
* Add a variant of getTargetNode() that takes a vector of MVT::ValueType.Evan Cheng2007-10-051-0/+7
* Silence a warning.Evan Cheng2007-10-051-1/+1
OpenPOWER on IntegriCloud