summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [SelectionDAGBuilder] Chain prefetches less aggressively.Jonas Paulsson2018-01-101-7/+13
* [MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.Puyan Lotfi2018-01-103-3/+3
* Reland "Emit Function IDs table for Control Flow Guard"Adrian McCarthy2018-01-094-0/+110
* [WebAssembly] Add COMDAT supportSam Clegg2018-01-091-9/+20
* [DWARFv5] MC support for MD5 file checksumsPaul Robinson2018-01-095-15/+24
* Tidy some grammar in some commentsEric Christopher2018-01-092-4/+4
* [SelectionDAG] Fixed f16-from-vector promotion problemTim Renouf2018-01-091-1/+7
* [CodeGen] Don't print "pred:" and "opt:" in -debug outputFrancis Visoiu Mistrih2018-01-093-15/+9
* [CodeGen] Print frame-setup/destroy flags in -debug output like we do in MIRFrancis Visoiu Mistrih2018-01-091-15/+5
* [SelectionDAG] lower math intrinsics to finite version of libcalls when possi...Sanjay Patel2018-01-093-20/+65
* [CodeGen] Don't print register classes in -debug outputFrancis Visoiu Mistrih2018-01-091-37/+0
* [DAG] Elide overlapping storesNirav Dave2018-01-091-21/+20
* [MIR] Add support for the frame-destroy MachineInstr flagFrancis Visoiu Mistrih2018-01-094-0/+8
* [CGP] Fix Complex addressing mode for offsetSerguei Katkov2018-01-091-1/+6
* [MachineOutliner] AArch64: Handle instrs that use SP and will never need fixupsJessica Paquette2018-01-091-3/+4
* [LiveDebugValues] Change condition for block termination recognitionPetar Jovanovic2018-01-081-1/+1
* Revert "Emit Function IDs table for Control Flow Guard"Adrian McCarthy2018-01-084-110/+0
* Emit Function IDs table for Control Flow GuardAdrian McCarthy2018-01-084-0/+110
* [DAG] Teach BaseIndexOffset to correctly handle with indexed operationsNirav Dave2018-01-083-51/+69
* [DAGCombine] Fix for PR35761Sam Parker2018-01-081-4/+10
* [DAG] Fix for Bug PR34620 - Allow SimplifyDemandedBits to look through bitcastsSimon Pilgrim2018-01-071-0/+6
* [X86] Make v2i1 and v4i1 legal types without VLXCraig Topper2018-01-071-3/+9
* [PowerPC] Add an ISD::TRUNCATE to the legalization for ppc_is_decremented_ctr...Craig Topper2018-01-071-13/+2
* [x86, MemCmpExpansion] allow 2 pairs of loads per block (PR33325)Sanjay Patel2018-01-061-6/+2
* Re-land "Fix faulty assertion in debug info"Adrian McCarthy2018-01-052-2/+4
* [DebugInfo] Align comments in debug_loc sectionBjorn Pettersson2018-01-051-4/+16
* [DAGCombine] Fix for PR37563Sam Parker2018-01-051-2/+12
* [GISel]: Don't create G_MUL with 1 during translation of GEPAditya Nandakumar2018-01-051-7/+12
* Debug Info: Support DW_AT_calling_convention on composite types.Adrian Prantl2018-01-051-0/+9
* [DAGCombine] Ensure SDNode use iterator is incremented properly.Amara Emerson2018-01-041-2/+2
* Changes in the branch relaxation algorithm.Elena Demikhovsky2018-01-041-57/+107
* support phi ranges for machine-level IRBob Wilson2018-01-041-16/+10
* [DAGCombine] Handle out of range EXTRACT_VECTOR_ELT indices Simon Pilgrim2018-01-032-1/+5
* [ExpandMemcmp] rename variables and add hook to override pref for number of l...Sanjay Patel2018-01-031-14/+17
* Thread MCSubtargetInfo through Target::createMCAsmBackendAlex Bradbury2018-01-031-7/+4
* [GlobalISel][Legalizer] Fix legalization of llvm.smul.with.overflowAmara Emerson2018-01-031-1/+15
* [AArch64][GlobalISel] Fix assert fail with unknown intrinsic.Amara Emerson2018-01-021-5/+8
* [AArch64][GlobalISel] Enable GlobalISel at -O0 by defaultAmara Emerson2018-01-021-2/+10
* Revert r321089: "[DAG] Elide overlapping store" (and subsequent fix in r321204)Daniel Jasper2018-01-021-21/+21
* [DAGCombine] Fix for PR35765Sam Parker2018-01-021-1/+0
* [SelectionDAG] Teach WidenVecOp_Convert to widen the operation if a widened r...Craig Topper2018-01-021-4/+13
* [SelectionDAG] Remove ifs on getTypeAction being TypeWidenVector from some of...Craig Topper2018-01-021-9/+11
* [SelectionDAG][X86][AArch64] Require targets to specify the promotion type wh...Craig Topper2018-01-011-37/+21
* Use phi ranges to simplify code. No functionality change intended.Benjamin Kramer2017-12-306-81/+51
* [MachineOperand] Fix LiveDebugVariables code after isRenamable change.Geoff Berry2017-12-291-1/+4
* Avoid modifying DbgInfo while looping in salvageDebuginfoDimitry Andric2017-12-281-1/+6
* [SelectionDAG] Add creating new node debug messages for load, store, gather, ...Craig Topper2017-12-281-8/+24
* [SelectionDAG] Add some debug print messages to LegalizeVectorOps.Craig Topper2017-12-281-2/+15
* [DAGCombine] foldBinOpIntoSelect can fail to constant fold in some cases.Simon Pilgrim2017-12-271-6/+8
* [DAGCombine] visitANDLike - ensure APInt is is in range for getSExtValue/getZ...Simon Pilgrim2017-12-261-4/+7
OpenPOWER on IntegriCloud