summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [AsmPrinter] defer %c to base class for ARM, PPC, and Hexagon. NFCNick Desaulniers2019-04-171-0/+3
* [DAGCombine] Add SimplifyDemandedBits helper that handles demanded elts mask ...Simon Pilgrim2019-04-171-4/+13
* [ScheduleDAGRRList] Recompute topological ordering on demand.Florian Hahn2019-04-172-24/+68
* Change some llvm::{lower,upper}_bound to llvm::bsearch. NFCFangrui Song2019-04-171-4/+2
* [TargetLowering] Rename preferShiftsToClearExtremeBits and shouldFoldShiftPai...Simon Pilgrim2019-04-161-2/+2
* [DAGCombiner] Add missing flag to addressing mode checkLuis Marques2019-04-161-0/+2
* [AArch64][GlobalISel] Don't do extending loads combine for non-pow-2 types.Amara Emerson2019-04-151-0/+5
* DAG: propagate ConsecutiveRegs flags to returns too.Tim Northover2019-04-151-0/+18
* DAG: propagate whether an arg is a pointer for CallingConv decisions.Tim Northover2019-04-152-5/+30
* [SelectionDAG] Use KnownBits::computeForAddSub/computeForAddCarryBjorn Pettersson2019-04-151-58/+21
* [GlobalISel] Enable CSE in the IRTranslator & legalizer for -O0 with constant...Amara Emerson2019-04-155-15/+14
* [GlobalISel] Introduce a CSEConfigBase class to allow targets to define their...Amara Emerson2019-04-154-8/+23
* [AArch64][GlobalISel] Enable copy elision in the pre-legalizer combine and fi...Amara Emerson2019-04-131-0/+1
* [GlobalISel] Fix a crash when handling an invalid MVT during call lowering.Amara Emerson2019-04-121-1/+1
* [DAGCombiner] narrow shuffle of concatenated vectorsSanjay Patel2019-04-121-0/+50
* Add options for MaxLoadsPerMemcmp(OptSize).Hiroshi Yamauchi2019-04-121-2/+15
* Revert r358268 "[DebugInfo] DW_OP_deref_size in PrologEpilogInserter."Hans Wennborg2019-04-123-22/+3
* Use llvm::upper_bound. NFCFangrui Song2019-04-124-13/+8
* [DebugInfo] DW_OP_deref_size in PrologEpilogInserter.Markus Lavin2019-04-123-3/+22
* Add explicit dependencies on MCSection.h and MCDwarf.h to the .cppEric Christopher2019-04-121-0/+1
* [TargetLowering][X86] Teach SimplifyDemandedBits to use ShrinkDemandedOp on I...Craig Topper2019-04-121-0/+6
* Move addFrameInst out of line and remove the MCDwarf.h include.Eric Christopher2019-04-121-0/+6
* Include what's used in a few cpp files - these were getting transitiveEric Christopher2019-04-123-0/+3
* Use llvm::lower_bound. NFCFangrui Song2019-04-122-4/+3
* [Pipeliner] Fix incorrect loop carried dependence calculationBrendon Cahoon2019-04-111-5/+7
* Revert "Use llvm::lower_bound. NFC"Ali Tamur2019-04-112-3/+4
* [DAGCombiner] refactor narrowing of extracted vector binop; NFCSanjay Patel2019-04-111-20/+19
* [DAGCombiner][x86] scalarize inserted vector FP opsSanjay Patel2019-04-111-0/+58
* Use llvm::lower_bound. NFCFangrui Song2019-04-112-4/+3
* [RISCV] Put data smaller than eight bytes to small data sectionShiva Chen2019-04-111-0/+3
* [AArch64][GlobalISel] Scalarize vector SDIV.Amara Emerson2019-04-101-0/+1
* Revert rL357745: [SelectionDAG] Compute known bits of CopyFromRegDavid Green2019-04-101-20/+0
* GlobalISel: Move computeValueLLTsMatt Arsenault2019-04-102-30/+30
* GlobalISel: Fix invoke lowering creating invalid type registersMatt Arsenault2019-04-101-2/+3
* GlobalISel: Support legalizing G_CONSTANT with irregular breakdownMatt Arsenault2019-04-101-25/+32
* GlobalISel: Handle odd breakdowns for bit opsMatt Arsenault2019-04-101-40/+42
* [AsmPrinter] refactor to remove remove AsmVariant. NFCNick Desaulniers2019-04-101-22/+14
* [MachineOutliner] Replace ostringstream based string concatenation with TwineFangrui Song2019-04-101-10/+4
* [DebugInfo] Track multiple registers in DbgEntityHistoryCalculatorDavid Stenberg2019-04-101-28/+41
* [DebugInfo] Improve handling of clobbered fragmentsDavid Stenberg2019-04-104-106/+220
* [AsmPrinter] Delete unused RangeSpanList::addRangeFangrui Song2019-04-101-1/+0
* [DebugInfo] Rename DbgValueHistoryMap::{InstrRange -> Entry}, NFCDavid Stenberg2019-04-106-63/+60
* [DebugInfo] Make InstrRange into a class, NFCDavid Stenberg2019-04-104-35/+41
* [ScheduleDAG] Add statistics for maintaining the topological order.Florian Hahn2019-04-101-0/+8
* [GlobalISel][AArch64] Allow CallLowering to handle types which are normallyAmara Emerson2019-04-091-8/+46
* [DAGCombiner][X86][SystemZ] Canonicalize SSUBO with immediate RHS to SADDO by...Craig Topper2019-04-091-0/+8
* [TargetLowering] SimplifyDemandedBits - add ISD::INSERT_SUBVECTOR supportSimon Pilgrim2019-04-091-0/+39
* Revert LIS handling in MachineDCEStanislav Mekhanoshin2019-04-091-28/+2
* [TargetLowering] SimplifyDemandedBits - Remove GetDemandedSrcMask lambda. NFCI.Simon Pilgrim2019-04-091-28/+21
* [TargetLowering] SimplifyDemandedBits - call SimplifyDemandedBits in bitcast ...Simon Pilgrim2019-04-091-6/+16
OpenPOWER on IntegriCloud