summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [LLVM][Alignment] Make functions using log of alignment explicitGuillaume Chatelet2019-09-0511-44/+47
* [AArch64][GlobalISel] Teach AArch64CallLowering to handle basic sibling callsJessica Paquette2019-09-041-1/+3
* [mir-canon][NFC] Move MIR vreg renaming code to separate file for better reuse.Puyan Lotfi2019-09-044-337/+436
* GlobalISel: Add basic legalization for G_BITREVERSEMatt Arsenault2019-09-041-0/+19
* [globalisel] Support trivial COPY in GISelKnownBitsDaniel Sanders2019-09-041-0/+13
* Update CodeGen to use hasMetadata as appropriate [NFC]Philip Reames2019-09-042-12/+11
* GlobalISel: Add G_BITREVERSEMatt Arsenault2019-09-041-0/+2
* [ModuloSchedule] Fix no-asserts buildJames Molloy2019-09-041-5/+8
* [ModuloSchedule] Introduce PeelingModuloScheduleExpanderJames Molloy2019-09-042-6/+478
* [DebugInfo] LiveDebugValues: locations with different exprs should not be mergedJeremy Morse2019-09-041-7/+17
* [LiveDebugValues][NFC] Silence an unused variable warningJeremy Morse2019-09-041-0/+1
* [GlobalISel] Fix G_SEXT narrowScalar to bail out of unsupported type combinat...Amara Emerson2019-09-041-3/+7
* [AArch64][GlobalISel] Legalize 128 bit divisions to libcalls.Amara Emerson2019-09-031-4/+22
* [GlobalISel][CallLowering] Add support for splitting types according to calli...Amara Emerson2019-09-033-37/+157
* [CodeGen] Use FSHR in DAGTypeLegalizer::ExpandIntRes_MULFIXBjorn Pettersson2019-09-031-49/+19
* [MachinePipeliner] Add a way to unit-test the schedule emitterJames Molloy2019-09-033-0/+128
* [LegalizeDAG] Pass DAG to two calls to SDNode::dump in debug prints so that t...Craig Topper2019-09-031-2/+2
* [TargetLowering][PS4] Add sincos(f) lib functions when target is PS4Robert Lougher2019-09-021-0/+5
* [DAGCombiner] try to form test+set out of shift+mask patternsSanjay Patel2019-09-021-0/+57
* [DebugInfo] LiveDebugValues: correctly discriminate kinds of variable locationsJeremy Morse2019-09-022-4/+20
* [AArch64][GlobalISel] Fix zext narrowScalar to use the right type when creatingAmara Emerson2019-09-021-3/+5
* [DAGCombiner] improve throughput of shift+logic+shiftSanjay Patel2019-09-011-0/+74
* [TargetLowering] Fix Bugzilla ID 43183 to avoid soften comparison broken with...Shiva Chen2019-09-012-45/+88
* [DAGCombiner] clean up code in visitShiftByConstant()Sanjay Patel2019-08-311-25/+20
* [DAGCombiner] Match (add X, X) as (shl X, 1) when detecting rotate.Amaury Sechet2019-08-311-4/+20
* [DAGCombiner] Don't create illegal narrow storesJames Molloy2019-08-311-2/+7
* [CodeGen] Refactor DAGTypeLegalizer::ExpandIntRes_MULFIX. NFCBjorn Pettersson2019-08-311-87/+92
* [MachinePipeliner] Separate schedule emission, NFCJames Molloy2019-08-303-1125/+1236
* [DAGCombine] ReduceLoadWidth - remove duplicate SDLoc. NFCI.Simon Pilgrim2019-08-301-3/+2
* [TargetLowering] SimplifyDemandedBits ADD/SUB/MUL - correctly inherit SDNodeF...Simon Pilgrim2019-08-301-4/+2
* GlobalISel: Fix missing pass dependencyMatt Arsenault2019-08-301-0/+1
* [ValueTypes] Add v16f16 and v32f16 to EVT::getEVTString and Tablegen's getEnu...Craig Topper2019-08-301-0/+2
* [DAGCombine] visitVSELECT - remove equivalent getValueType() call. NFCI.Simon Pilgrim2019-08-301-1/+0
* [DAGCombine] visitVSELECT - remove duplicate getOperand calls. NFCI.Simon Pilgrim2019-08-301-4/+3
* [DAGCombine] visitVSELECT - use getShiftAmountTy for shift amounts.Simon Pilgrim2019-08-301-3/+3
* [DAGCombine] visitMULHS - use getScalarValueSizeInBits() to make safe for vec...Simon Pilgrim2019-08-301-1/+1
* [CodeGen] Introduce MachineBasicBlock::replacePhiUsesWith helper and use it. NFCBjorn Pettersson2019-08-302-24/+16
* [DAGCombine] visitMULHS/visitMULHU - isBuildVectorAllZeros doesn't mean node ...Simon Pilgrim2019-08-301-8/+8
* [LiveDebugValues] Insert entry values after bundlesDavid Stenberg2019-08-301-2/+1
* [MIPS GlobalISel] Lower fptouiPetar Avramovic2019-08-301-0/+44
* [CodeGen] Fix lowering for returning the result of an extractvalueDan Gohman2019-08-301-1/+1
* Revert [MBP] Disable aggressive loop rotate in plain modeJordan Rupprecht2019-08-291-80/+36
* GlobalISel: Don't compute known bits for non-integral GEPMatt Arsenault2019-08-291-2/+7
* GlobalISel: Add maskedValueIsZero and signBitIsZero to known bitsMatt Arsenault2019-08-291-0/+6
* GlobalISel: Add known bits to InstructionSelectorMatt Arsenault2019-08-291-1/+5
* [DAGCombine] Fix shadow variable warnings. NFCI.Simon Pilgrim2019-08-291-12/+12
* [DebugInfo] LiveDebugValues: correctly discriminate kinds of variable locationsJeremy Morse2019-08-291-0/+1
* Fix signed/unsigned comparison warning. NFCI.Simon Pilgrim2019-08-291-1/+2
* Fix shadow variable warning. NFCI.Simon Pilgrim2019-08-291-4/+3
* [DebugInfo] LiveDebugValues should always revisit backedges if it skips themJeremy Morse2019-08-291-37/+17
OpenPOWER on IntegriCloud