summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Trim #include.Dan Gohman2010-05-261-1/+0
* Dale and Evan suggested putting the "check for setjmp" much earlier in theBill Wendling2010-05-262-37/+39
* First cut at supporting .debug_loc section. Devang Patel2010-05-253-87/+253
* Constify function.Bill Wendling2010-05-251-2/+2
* Do one map lookup instead of two.Dan Gohman2010-05-251-2/+3
* Move the verbose asm output up a bit so it can be used in the special casesEric Christopher2010-05-251-5/+6
* Okay, bear with me here...Bill Wendling2010-05-251-0/+41
* Add support for initialized global data for darwin tls. Update commentsEric Christopher2010-05-252-7/+19
* Print symbolic SubRegIndex names on machine operands.Jakob Stoklund Olesen2010-05-251-2/+6
* Fix another variant of PR 7191. Also add a testcaseDale Johannesen2010-05-251-1/+5
* Fix PR 7191. I have been unable to create a .ll file that fails, sorry.Dale Johannesen2010-05-251-2/+10
* Disable invalid coalescer assertion.Jakob Stoklund Olesen2010-05-251-1/+4
* Print out the name of the function during SSC.Bill Wendling2010-05-241-1/+5
* Avoid adding duplicate function live-in's.Evan Cheng2010-05-242-2/+17
* Do not emit line number entries for unknown debug values.Devang Patel2010-05-241-0/+3
* Encode the Caml frametable by following what the comment says: the number of ...Nicolas Geoffray2010-05-241-5/+22
* MC: Add an MCLoggingStreamer, for use in debugging integrated-as mismatches.Daniel Dunbar2010-05-231-1/+6
* Implement @llvm.returnaddress. rdar://8015977.Evan Cheng2010-05-221-2/+2
* Implement eh.sjlj.longjmp for ARM. Clean up the intrinsic a bit.Jim Grosbach2010-05-221-0/+5
* Add full bss data support for darwin tls variables.Eric Christopher2010-05-222-3/+34
* Collect variable information during endFunction() instead of beginFunction().Devang Patel2010-05-221-12/+12
* Clean up extra whitespace.Bob Wilson2010-05-211-1/+0
* Make this LookAheadLimit, not the uninitialized LookAheadLeft.Eric Christopher2010-05-211-1/+1
* Allow machine cse to cse instructions which define physical registers. Contro...Evan Cheng2010-05-211-27/+81
* Change CodeGen/ARM/2009-11-02-NegativeLane.ll to use 16-bit vector elementsBob Wilson2010-05-211-0/+7
* - Change MachineInstr::findRegisterDefOperandIdx so it can also look for defsEvan Cheng2010-05-216-18/+24
* Add MachineInstr::readsWritesVirtualRegister() to determine if an instructionJakob Stoklund Olesen2010-05-211-11/+15
* SimplifyDevang Patel2010-05-211-44/+23
* constify accessor.Chris Lattner2010-05-211-1/+1
* Revert "Use MachineInstr::readsWritesVirtualRegister to determine if a regist...Jakob Stoklund Olesen2010-05-212-23/+57
* Use MachineInstr::readsWritesVirtualRegister to determine if a register is read.Jakob Stoklund Olesen2010-05-212-57/+23
* Teach VirtRegRewriter to handle spilling in instructions that have multipleJakob Stoklund Olesen2010-05-211-1/+7
* If the first definition of a virtual register is a partial redef, add anJakob Stoklund Olesen2010-05-212-6/+23
* Rename -pre-RA-sched=hybrid to -pre-RA-sched=list-hybrid.Evan Cheng2010-05-211-1/+1
* Simplify.Devang Patel2010-05-211-16/+8
* Allow targets more controls on what nodes are scheduled by reg pressure, what...Evan Cheng2010-05-203-14/+25
* Refactor.Devang Patel2010-05-202-37/+76
* Remove dbg_value workaround and associated command line optionJim Grosbach2010-05-201-20/+0
* Split DbgVariable. Eventually, variable info will be communicated through fra...Devang Patel2010-05-202-94/+111
* Add a hybrid bottom up scheduler that reduce register usage while avoidingEvan Cheng2010-05-204-28/+141
* Fix typo in comment.Nick Lewycky2010-05-201-2/+2
* Partial code for emitting thread local bss data.Eric Christopher2010-05-201-0/+7
* Optimize away insertelement of an undef value. This shows up inBob Wilson2010-05-191-0/+4
* Enable preserving debug information through post-RA schedulingJim Grosbach2010-05-191-1/+1
* Fix the post-RA instruction scheduler to handle instructions referenced byJim Grosbach2010-05-191-3/+3
* Code clean up.Evan Cheng2010-05-191-7/+7
* Revert r104165.Devang Patel2010-05-192-5/+13
* Add support for partial redefs to the fast register allocator.Jakob Stoklund Olesen2010-05-191-20/+18
* There is no need to maintain InsnsBeginScopeSet separately. Devang Patel2010-05-192-13/+5
* Add MachineInstr::readsVirtualRegister() in preparation for proper handling ofJakob Stoklund Olesen2010-05-191-1/+24
OpenPOWER on IntegriCloud