summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/VirtRegMap.h
Commit message (Collapse)AuthorAgeFilesLines
* Make the LiveRegMatrix analysis available to targets.Jakob Stoklund Olesen2012-11-281-190/+0
| | | | | | | | | | | No functional change, just moved header files. Targets can inject custom passes between register allocation and rewriting. This makes it possible to tweak the register allocation before rewriting, using the full global interference checking available from LiveRegMatrix. llvm-svn: 168806
* Use LLVM_DELETED_FUNCTION in place of 'DO NOT IMPLEMENT' comments.Craig Topper2012-09-151-2/+2
| | | | llvm-svn: 163974
* Reintroduce VirtRegRewriter.Jakob Stoklund Olesen2012-06-081-7/+0
| | | | | | | | | | | | | | | | | | OK, not really. We don't want to reintroduce the old rewriter hacks. This patch extracts virtual register rewriting as a separate pass that runs after the register allocator. This is possible now that CodeGen/Passes.cpp can configure the full optimizing register allocator pipeline. The rewriter pass uses register assignments in VirtRegMap to rewrite virtual registers to physical registers, and it inserts kill flags based on live intervals. These finalization steps are the same for the optimizing register allocators: RABasic, RAGreedy, and PBQP. llvm-svn: 158244
* More dead code elimination in VirtRegMap.Jakob Stoklund Olesen2011-11-131-14/+0
| | | | | | This thing is looking a lot like a virtual register map now. llvm-svn: 144486
* Stop tracking spill slot uses in VirtRegMap.Jakob Stoklund Olesen2011-11-131-21/+1
| | | | | | | Nobody cared, StackSlotColoring scans the instructions to find used stack slots. llvm-svn: 144485
* Remove dead code and data from VirtRegMap.Jakob Stoklund Olesen2011-11-131-263/+2
| | | | | | | Most of this stuff was supporting the old deferred spill code insertion mechanism. Modern spillers just edit machine code in place. llvm-svn: 144484
* Stop tracking unused registers in VirtRegMap.Jakob Stoklund Olesen2011-11-131-36/+0
| | | | | | | The information was only used by the register allocator in StackSlotColoring. llvm-svn: 144482
* Be more aggressive about following hints.Jakob Stoklund Olesen2011-07-081-0/+5
| | | | | | | | | | | | | | | | | | | | RAGreedy::tryAssign will now evict interference from the preferred register even when another register is free. To support this, add the EvictionCost struct that counts how many hints are broken by an eviction. We don't want to break one hint just to satisfy another. Rename canEvict to shouldEvict, and add the first bit of eviction policy that doesn't depend on spill weights: Always make room in the preferred register as long as the evictees can be split and aren't already assigned to their preferred register. Also make the CSR avoidance more accurate. When looking for a cheaper register it is OK to use a new volatile register. Only CSR aliases that have never been used before should be avoided. llvm-svn: 134735
* This method belonged in VirtRegMap.Jakob Stoklund Olesen2011-02-191-0/+9
| | | | llvm-svn: 126002
* Use VirtRegMap's Virt2SplitMap to keep track of the original live range ↵Jakob Stoklund Olesen2011-02-181-1/+1
| | | | | | | | before splitting. All new virtual registers created for spilling or splitting point back to their original. llvm-svn: 125980
* Add VirtRegMap::rewrite() and use it in the new register allocators.Jakob Stoklund Olesen2011-02-181-0/+8
| | | | | | | | | | The rewriter works almost identically to -rewriter=trivial, except it also eliminates any identity copies. This makes the new register allocators independent of VirtRegRewriter.cpp which will be going away at the same time as RegAllocLinearScan. llvm-svn: 125967
* Add a forgotten VireReg2IndexFunctor.Jakob Stoklund Olesen2011-01-091-1/+1
| | | | llvm-svn: 123123
* Fix VirtRegMap to use TRI::index2VirtReg and TRI::virtReg2Index instead ofJakob Stoklund Olesen2011-01-081-2/+2
| | | | | | | | depending on TRI::FirstVirtualRegister. Also use TRI::printReg instead of printing virtual registers directly. llvm-svn: 123101
* Add an AllocationOrder class that can iterate over the allocatable physicalJakob Stoklund Olesen2010-12-101-1/+4
| | | | | | | | | | | registers for a given virtual register. Reserved registers are filtered from the allocation order, and any valid hint is returned as the first suggestion. For target dependent hints, a number of arcane target hooks are invoked. llvm-svn: 121497
* Remember to resize SpillSlotToUsesMap when allocating an emergency spill slot.Jakob Stoklund Olesen2010-11-161-0/+3
| | | | | | | | | Use amazing new function call technology instead of writing identical code in multiple places. This fixes PR8604. llvm-svn: 119306
* Reapply r110396, with fixes to appease the Linux buildbot gods.Owen Anderson2010-08-061-1/+1
| | | | llvm-svn: 110460
* Revert r110396 to fix buildbots.Owen Anderson2010-08-061-1/+1
| | | | llvm-svn: 110410
* Don't use PassInfo* as a type identifier for passes. Instead, use the ↵Owen Anderson2010-08-051-1/+1
| | | | | | | | address of the static ID member as the sole unique type identifier. Clean up APIs related to this change. llvm-svn: 110396
* Add SplitEditor to SplitKit. This class will be used to edit live intervals andJakob Stoklund Olesen2010-07-261-0/+5
| | | | | | | | rewrite instructions for live range splitting. Still work in progress. llvm-svn: 109469
* The Indexes Patch.Lang Hames2009-11-031-5/+5
| | | | | | | | | | | | | | | | This introduces a new pass, SlotIndexes, which is responsible for numbering instructions for register allocation (and other clients). SlotIndexes numbering is designed to match the existing scheme, so this patch should not cause any changes in the generated code. For consistency, and to avoid naming confusion, LiveIndex has been renamed SlotIndex. The processImplicitDefs method of the LiveIntervals analysis has been moved into its own pass so that it can be run prior to SlotIndexes. This was necessary to match the existing numbering scheme. llvm-svn: 85979
* Renamed MachineInstrIndex to LiveIndex.Lang Hames2009-10-031-5/+5
| | | | llvm-svn: 83254
* Replaces uses of unsigned for indexes in LiveInterval and VNInfo withLang Hames2009-09-041-5/+6
| | | | | | | | a new class, MachineInstrIndex, which hides arithmetic details from most clients. This is a step towards allowing the register allocator to update/insert code during allocation. llvm-svn: 81040
* remove some uses of llvm/Support/Streams.hChris Lattner2009-08-231-16/+0
| | | | llvm-svn: 79842
* Move more to raw_ostream, provide support for writing MachineBasicBlock,Daniel Dunbar2009-07-241-0/+11
| | | | | | LiveInterval, etc to raw_ostream. llvm-svn: 76965
* Move register allocation preference (or hint) from LiveInterval to ↵Evan Cheng2009-06-141-2/+6
| | | | | | MachineRegisterInfo. This allows more passes to set them. llvm-svn: 73346
* Make sure to color with only allocatable registers for the specific register ↵Evan Cheng2009-05-041-2/+6
| | | | | | class. llvm-svn: 70821
* In some rare cases, the register allocator can spill registers but end up ↵Evan Cheng2009-05-031-6/+49
| | | | | | | | | | not utilizing registers at all. The fundamental problem is linearscan's backtracking can end up freeing more than one allocated registers. However, reloads and restores might be folded into uses / defs and freed registers might not be used at all. VirtRegMap keeps track of allocations so it knows what's not used. As a horrible hack, the stack coloring can color spill slots with *free* registers. That is, it replace reload and spills with copies from and to the free register. It unfold instructions that load and store the spill slot and replace them with register using variants. Not yet enabled. This is part 1. More coming. llvm-svn: 70787
* Oy! When reverting r68073, I added in experimental code. Sorry...Bill Wendling2009-03-311-2/+0
| | | | llvm-svn: 68099
* Revert r68073. It's causing a failure in the Apple-style builds.Bill Wendling2009-03-311-0/+2
| | | | llvm-svn: 68092
* Convert VirtRegMap to a MachineFunctionPass.Owen Anderson2009-03-131-5/+18
| | | | llvm-svn: 66870
* Reorganization: Move the Spiller out of VirtRegMap.cpp into its own files. ↵Owen Anderson2009-03-111-13/+0
| | | | | | No (intended) functionality change. llvm-svn: 66720
* Tidy up #includes, deleting a bunch of unnecessary #includes.Dan Gohman2009-01-051-0/+1
| | | | llvm-svn: 61715
* Move #include to right place.Evan Cheng2008-06-041-1/+0
| | | | llvm-svn: 51932
* Use of implicit_def is not part of live interval. Create empty intervals for ↵Evan Cheng2008-04-111-0/+15
| | | | | | the uses when the live interval is being spilled. llvm-svn: 49542
* Fix typos in comments.Dan Gohman2008-03-121-2/+2
| | | | llvm-svn: 48297
* Transfer physical register spill info when load / store folding happens.Evan Cheng2008-03-111-0/+17
| | | | llvm-svn: 48246
* When the register allocator runs out of registers, spill a physical register ↵Evan Cheng2008-03-111-0/+40
| | | | | | around the def's and use's of the interval being allocated to make it possible for the interval to target a register and spill it right away and restore a register for uses. This likely generates terrible code but is before than aborting. llvm-svn: 48218
* Spiller now remove unused spill slots.Evan Cheng2008-02-271-5/+27
| | | | llvm-svn: 47657
* Rename MRegisterInfo to TargetRegisterInfo.Dan Gohman2008-02-101-7/+7
| | | | llvm-svn: 46930
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+2
| | | | llvm-svn: 45418
* MachineInstr can change. Store indexes instead.Evan Cheng2007-12-051-11/+10
| | | | llvm-svn: 44612
* If a split live interval is spilled again, remove the kill marker on its ↵Evan Cheng2007-12-051-0/+19
| | | | | | last use. llvm-svn: 44611
* Fix kill info for split intervals.Evan Cheng2007-12-051-10/+12
| | | | llvm-svn: 44609
* Remove redundant foldMemoryOperand variants and other code clean up.Evan Cheng2007-12-021-4/+3
| | | | llvm-svn: 44517
* Fixed various live interval splitting bugs / compile time issues.Evan Cheng2007-11-291-0/+41
| | | | llvm-svn: 44428
* Recover compile time regression.Evan Cheng2007-11-281-50/+25
| | | | llvm-svn: 44386
* Live interval splitting:Evan Cheng2007-11-171-7/+97
| | | | | | | | | | | | | | | | | | | When a live interval is being spilled, rather than creating short, non-spillable intervals for every def / use, split the interval at BB boundaries. That is, for every BB where the live interval is defined or used, create a new interval that covers all the defs and uses in the BB. This is designed to eliminate one common problem: multiple reloads of the same value in a single basic block. Note, it does *not* decrease the number of spills since no copies are inserted so the split intervals are *connected* through spill and reloads (or rematerialization). The newly created intervals can be spilled again, in that case, since it does not span multiple basic blocks, it's spilled in the usual manner. However, it can reuse the same stack slot as the previously split interval. This is currently controlled by -split-intervals-at-bb. llvm-svn: 44198
* Local spiller optimization: Evan Cheng2007-10-131-0/+4
| | | | | | | | | | | | | | | | | | | Turn this: movswl %ax, %eax movl %eax, -36(%ebp) xorl %edi, -36(%ebp) into movswl %ax, %eax xorl %edi, %eax movl %eax, -36(%ebp) by unfolding the load / store xorl into an xorl and a store when we know the value in the spill slot is available in a register. This doesn't change the number of instructions but reduce the number of times memory is accessed. Also unfold some load folding instructions and reuse the value when similar situation presents itself. llvm-svn: 42947
* Re-implement trivial rematerialization. This allows def MIs whose live ↵Evan Cheng2007-08-131-8/+21
| | | | | | intervals that are coalesced to be rematerialized. llvm-svn: 41060
* Add a missing forward declaration.David Greene2007-08-071-0/+1
| | | | llvm-svn: 40896
OpenPOWER on IntegriCloud