summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/TargetSubtargetInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] assume max/default throughput for unspecified instructionsSanjay Patel2018-06-051-7/+5
* [MCSchedule] Add the ability to compute the latency and throughput informatio...Andrea Di Biagio2018-05-311-2/+2
* [MC] Moved all the remaining logic that computed instruction latency and reci...Andrea Di Biagio2018-04-151-2/+2
* [TargetSchedule] shrink interface for init(); NFCISanjay Patel2018-04-081-2/+2
* [CodeGen] allow printing of zero latency in sched commentsSanjay Patel2018-03-141-5/+3
* Introduce the "retpoline" x86 mitigation technique for variant #2 of the spec...Chandler Carruth2018-01-221-0/+4
* AArch64: Fix emergency spillslot being out of reach for large callframesMatthias Braun2018-01-191-0/+3
* Revert "AArch64: Fix emergency spillslot being out of reach for large callfra...Matthias Braun2018-01-101-3/+0
* AArch64: Fix emergency spillslot being out of reach for large callframesMatthias Braun2018-01-101-0/+3
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* Add logic to greedy reg alloc to avoid bad eviction chainsMarina Yatsina2017-10-221-0/+4
* Support itineraries in TargetSubtargetInfo::getSchedInfoStr - Now if the give...Andrew V. Tischenko2017-08-011-3/+10
* [Target] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-06-191-6/+8
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* This patch closes PR#32216: Better testing of schedule model instruction late...Andrew V. Tischenko2017-04-141-0/+46
* TargetSubtargetInfo: Move implementation to lib/CodeGen; NFCMatthias Braun2016-11-221-0/+54
OpenPOWER on IntegriCloud