summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
Commit message (Expand)AuthorAgeFilesLines
* [MIR] Fix cyclic dependency of MIR formatterPeng Guo2020-01-101-2/+1
* Revert "Revert "[MIR] Target specific MIR formating and parsing""Daniel Sanders2020-01-081-1/+2
* Revert "[MIR] Target specific MIR formating and parsing"Nico Weber2020-01-081-1/+1
* [MIR] Target specific MIR formating and parsingPeng Guo2020-01-081-1/+1
* Revert "[MIR] Target specific MIR formating and parsing"Daniel Sanders2020-01-081-1/+1
* [MIR] Target specific MIR formating and parsingPeng Guo2020-01-081-1/+1
* [Intrinsic] Add fixed point division intrinsics.Bevin Hansson2020-01-081-0/+3
* [FPEnv] Default NoFPExcept SDNodeFlag to falseUlrich Weigand2020-01-021-2/+2
* [FPEnv] Strict versions of llvm.minimum/llvm.maximumUlrich Weigand2019-12-181-0/+2
* This adds constrained intrinsics for the signed and unsigned conversionsKevin P. Neal2019-12-171-0/+2
* [SelectionDAG] Add the fpexcept flag to the SelectionDAG dumping output so we...Craig Topper2019-12-161-0/+3
* [FPEnv] Constrained FCmp intrinsicsUlrich Weigand2019-12-071-0/+2
* [Codegen][ARM] Add addressing modes from masked loads and storesDavid Green2019-11-261-0/+8
* [AArch64][SVE] Add SPLAT_VECTOR ISD NodeGraham Hunter2019-10-181-0/+1
* [FPEnv] Add constrained intrinsics for lrint and lroundKevin P. Neal2019-10-071-0/+4
* [SelectionDAG] Remove ISD::FP_ROUND_INREGCraig Topper2019-09-091-1/+0
* [Intrinsic] Add the llvm.umul.fix.sat intrinsicBjorn Pettersson2019-09-071-0/+1
* [FPEnv] Add fptosi and fptoui constrained intrinsics.Kevin P. Neal2019-08-281-0/+2
* [CodeGen] Add lrint/llrint builtinsAdhemerval Zanella2019-05-281-0/+2
* [Intrinsic] Signed Fixed Point Saturation Multiplication IntrinsicLeonard Chan2019-05-211-0/+2
* [CodeGen] Add lround/llround builtinsAdhemerval Zanella2019-05-161-0/+2
* [codeview] Fix SDNode representation of annotation labelsReid Kleckner2019-05-151-0/+1
* Add constrained fptrunc and fpext intrinsics.Kevin P. Neal2019-05-131-0/+2
* Re-land part of r354244 "[DAGCombiner] Eliminate dead stores to stack."Clement Courbet2019-02-211-0/+3
* Revert r354244 "[DAGCombiner] Eliminate dead stores to stack."Clement Courbet2019-02-181-3/+0
* [DAGCombiner] Eliminate dead stores to stack.Clement Courbet2019-02-181-0/+3
* Implementation of asm-goto support in LLVMCraig Topper2019-02-081-0/+1
* [Intrinsic] Unsigned Fixed Point Multiplication IntrinsicLeonard Chan2019-02-041-0/+1
* [X86] Update SelectionDAGDumper to print the extension type and expanding fla...Craig Topper2019-01-241-0/+30
* Codegen support for atomicrmw fadd/fsubMatt Arsenault2019-01-221-0/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [SelectionDAG] Updates for -dag-dump-verboseBjorn Pettersson2019-01-181-34/+66
* [Intrinsic] Signed Fixed Point Multiplication IntrinsicLeonard Chan2018-12-121-0/+1
* [SelectionDAG] Initial support for FSHL/FSHR funnel shift opcodes (PR39467)Simon Pilgrim2018-12-051-0/+2
* [FPEnv] Add constrained CEIL/FLOOR/ROUND/TRUNC intrinsicsCameron McInally2018-11-051-0/+4
* [COFF, ARM64] Implement Intrinsic.sponentry for AArch64Mandeep Singh Grang2018-11-011-0/+1
* Revert "[COFF, ARM64] Implement Intrinsic.sponentry for AArch64"Mandeep Singh Grang2018-11-011-1/+0
* [COFF, ARM64] Implement Intrinsic.sponentry for AArch64Mandeep Singh Grang2018-10-311-0/+1
* [FPEnv] [FPEnv] Add constrained intrinsics for MAXNUM and MINNUMCameron McInally2018-10-301-0/+2
* [Intrinsic] Signed and Unsigned Saturation Subtraction IntirnsicsLeonard Chan2018-10-291-0/+2
* [NFC] Rename minnan and maxnan to minimum and maximumThomas Lively2018-10-241-3/+2
* [Intrinsic] Unigned Saturation Addition IntrinsicLeonard Chan2018-10-221-0/+1
* DAG: Change behavior of fminnum/fmaxnum nodesMatt Arsenault2018-10-221-0/+3
* [Intrinsic] Signed Saturation Addition IntrinsicLeonard Chan2018-10-161-0/+2
* [DAGCombiner] try to convert pow(x, 1/3) to cbrt(x)Sanjay Patel2018-09-161-0/+1
* fix noasserts buildAdrian Prantl2018-09-141-0/+2
* SelectionDAG: Add compact SDDbgValue representation to -dag-dump-verbose outputAdrian Prantl2018-09-141-0/+16
* Get rid of SETCCEAmaury Sechet2018-06-041-1/+0
* Fast Math Flag mapping into SDNodeMichael Berg2018-05-041-3/+6
* IWYU for llvm-config.h in llvm, additions.Nico Weber2018-04-301-0/+1
OpenPOWER on IntegriCloud