summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
Commit message (Expand)AuthorAgeFilesLines
* [IR] Add Freeze instructionaqjune2019-11-051-0/+5
* [FPEnv][SelectionDAG] Refactor strict FP node constructionUlrich Weigand2019-11-041-23/+23
* [PGO][PGSO] TargetLowering/TargetTransformationInfo/SwitchLoweringUtils part.Hiroshi Yamauchi2019-10-311-1/+1
* [DebugInfo][DAG] Distinguish different kinds of location indirectionJeremy Morse2019-10-301-5/+19
* Fix some spelling mistakes in comments. NFCGreg Bedwell2019-10-291-4/+4
* Add Windows Control Flow Guard checks (/guard:cf).Andrew Paverd2019-10-281-4/+22
* [AArch64][SVE] Implement masked load intrinsicsKerry McLaughlin2019-10-281-6/+9
* [Alignment][NFC] TargetCallingConv::setByValAlignGuillaume Chatelet2019-10-211-2/+2
* [Alignment][NFC] TargetCallingConv::setOrigAlign and TargetLowering::getABIAl...Guillaume Chatelet2019-10-211-5/+5
* [AArch64][SVE] Add SPLAT_VECTOR ISD NodeGraham Hunter2019-10-181-5/+20
* [DebugInfo] Remove some users of DBG_VALUEs IsIndirect fieldJeremy Morse2019-10-151-2/+5
* Reapply r374743 with a fix for the ocaml bindingJoerg Sonnenberger2019-10-141-21/+3
* Revert "Add a pass to lower is.constant and objectsize intrinsics"Dmitri Gribenko2019-10-141-3/+21
* Add a pass to lower is.constant and objectsize intrinsicsJoerg Sonnenberger2019-10-131-21/+3
* [Support] Add mathematical constantsEvandro Menezes2019-10-091-6/+6
* [FPEnv] Add constrained intrinsics for lrint and lroundKevin P. Neal2019-10-071-0/+16
* Fix a *nasty* miscompile in experimental unordered atomic loweringPhilip Reames2019-10-051-3/+4
* Reapply r373431 "Switch lowering: omit range check for bit tests when default...Hans Wennborg2019-10-021-18/+25
* Revert r373431 "Switch lowering: omit range check for bit tests when default ...Hans Wennborg2019-10-021-23/+17
* Switch lowering: omit range check for bit tests when default is unreachable (...Hans Wennborg2019-10-021-17/+23
* NFC changes to SelectionDAGBuilder::visitBitTestHeader(), preparing for PR43129Hans Wennborg2019-09-301-4/+4
* [X86][SelectionDAGBuilder] Move the hack for handling MMX shift by i32 intrin...Craig Topper2019-09-231-59/+0
* Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Matt Arsenault2019-09-191-2/+16
* Revert r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Hans Wennborg2019-09-191-16/+2
* GlobalISel: Don't materialize immarg arguments to intrinsicsMatt Arsenault2019-09-191-2/+16
* [SelectionDAGBuilder] Simplify loop in visitSelect back to how it was before ...Craig Topper2019-09-121-2/+1
* AArch64: support arm64_32, an ILP32 slice for watchOS.Tim Northover2019-09-121-0/+4
* Introduce infrastructure for an incremental port of SelectionDAG atomic load/...Philip Reames2019-09-091-4/+29
* [Intrinsic] Add the llvm.umul.fix.sat intrinsicBjorn Pettersson2019-09-071-0/+8
* Update CodeGen to use hasMetadata as appropriate [NFC]Philip Reames2019-09-041-7/+7
* [CodeGen] Fix lowering for returning the result of an extractvalueDan Gohman2019-08-301-1/+1
* [FPEnv] Add fptosi and fptoui constrained intrinsics.Kevin P. Neal2019-08-281-0/+8
* [SelectionDAGBuilder] Hide existence of ConstantDataVector vector from visitG...Craig Topper2019-08-271-6/+5
* [SelectionDAGBuilder] Fix typo in comment. NFCCraig Topper2019-08-271-1/+1
* Do a sweep of symbol internalization. NFC.Benjamin Kramer2019-08-231-2/+3
* [TargetLowering] Remove optional arguments passing to makeLibCallShiva Chen2019-08-221-1/+3
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-3/+4
* Add ptrmask intrinsicFlorian Hahn2019-08-151-0/+11
* [SelectionDAGBuilder] Teach gather/scatter getUniformBase to look through vec...Craig Topper2019-08-141-2/+7
* [SelectionDAG] Extend base addressing modes supported by MGATHER/MSCATTERCullen Rhodes2019-08-061-6/+14
* [LLVM][Alignment] Introduce Alignment TypeGuillaume Chatelet2019-08-051-4/+4
* Emit diagnostic if an inline asm constraint requires an immediateBill Wendling2019-08-031-7/+28
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-6/+5
* Added address-space mangling for stack related intrinsicsChristudasan Devadasan2019-07-221-2/+2
* [IPRA][ARM] Make use of the "returned" parameter attributeOliver Stannard2019-07-221-0/+2
* DAG: Handle dbg_value for arguments split into multiple subregsMatt Arsenault2019-07-191-23/+52
* Basic codegen for MTE stack tagging.Evgeniy Stepanov2019-07-171-0/+13
* OpaquePtr: use byval accessor instead of inspecting pointer type. NFC.Tim Northover2019-07-111-3/+2
* OpaquePtr: add Type parameter to Loads analysis API.Tim Northover2019-07-091-2/+4
* [CodeGen] Make branch funnels pass the machine verifierFrancis Visoiu Mistrih2019-07-031-1/+1
OpenPOWER on IntegriCloud