summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
Commit message (Expand)AuthorAgeFilesLines
* Add allnodes() iterator range to SelectionDAG. NFC.Pete Cooper2015-07-141-6/+4
* Convert a bunch of loops to foreach. NFC.Pete Cooper2015-06-261-3/+3
* Replace push_back(Constructor(foo)) with emplace_back(foo) for non-trivial typesBenjamin Kramer2015-05-291-1/+1
* Prefer SmallVector::append/insert over push_back loops.Benjamin Kramer2015-02-171-15/+5
* Adjust ScheduleDAGSDNodes::RegDefIter for patchpointsHal Finkel2015-01-141-0/+8
* Update SetVector to rely on the underlying set's insert to return a pair<iter...David Blaikie2014-11-191-3/+3
* Convert some EVTs to MVTs where only a SimpleValueType is needed.Craig Topper2014-11-161-1/+1
* ScheduleDAG: record PhysReg dependencies represented by CopyFromReg nodesTim Northover2014-10-231-5/+10
* Remove more calls to getSubtargetImpl from the schedulers andEric Christopher2014-10-091-2/+1
* typosSanjay Patel2014-10-071-2/+2
* typosSanjay Patel2014-10-071-1/+1
* Make this SmallVector size a power of two as suggested by ChandlerHans Wennborg2014-08-111-1/+1
* Increase the size of this SmallVector in CloneNodeWithValues.Hans Wennborg2014-08-111-1/+1
* Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher2014-08-051-1/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-2/+2
* Convert SelectionDAG::MorphNodeTo to use ArrayRef.Craig Topper2014-04-271-1/+1
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* Convert SelectionDAG::getVTList to use ArrayRefCraig Topper2014-04-161-1/+1
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-141-8/+8
* Put a limit on ScheduleDAGSDNodes::ClusterNeighboringLoads to avoid blowing u...Andrew Trick2014-04-071-1/+6
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-021-2/+2
* [PATCH] Fix PR17168 (DAG scheduler inserts DBG_VALUE before PHI with fast-isel)Bill Schmidt2013-10-181-1/+4
* Add a function object to compare the first or second component of a std::pair.Benjamin Kramer2013-08-241-10/+1
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-141-10/+9
* Fix PR16143: Insert DEBUG_VALUE before terminator.Andrew Trick2013-05-261-1/+1
* Track IR ordering of SelectionDAG nodes 3/4.Andrew Trick2013-05-251-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-131-1/+1
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-111-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-111-1/+1
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-10/+10
* ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.Andrew Trick2012-11-061-5/+6
* Add a really faster pre-RA scheduler (-pre-RA-sched=linearize). It doesn't useEvan Cheng2012-10-171-2/+1
* Release build: guard dump functions withManman Ren2012-09-111-2/+2
* Release build: guard dump functions with "ifndef NDEBUG"Manman Ren2012-09-061-0/+4
* Reapply 155668: Fix the SD scheduler to avoid gluing the same node twice.Andrew Trick2012-04-281-26/+58
* Temporarily revert r155668: Fix the SD scheduler to avoid gluing.Andrew Trick2012-04-271-4/+2
* Fix the SD scheduler to avoid gluing the same node twice.Andrew Trick2012-04-261-3/+5
* Insert the debugging instructions in one fell-swoop so that it doesn't call theBill Wendling2012-03-141-7/+8
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-071-10/+10
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-7/+13
* misched preparation: modularize schedule emission.Andrew Trick2012-03-071-3/+43
* misched preparation: modularize schedule printing.Andrew Trick2012-03-071-0/+9
* misched preparation: modularize schedule verification.Andrew Trick2012-03-071-0/+15
* Cleanup in preparation for misched: Move DAG visualization logic.Andrew Trick2012-03-071-0/+5
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-011-2/+2
* Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...Evan Cheng2011-06-291-0/+1
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-281-7/+7
* pre-RA-sched: Cleanup register pressure tracking.Andrew Trick2011-06-271-9/+1
* The scheduler needs to be aware on the existence of untyped nodes when it per...Owen Anderson2011-06-241-1/+2
* Don't allocate empty read-only SmallVectors during SelectionDAG deallocation.Benjamin Kramer2011-06-181-1/+1
OpenPOWER on IntegriCloud