summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Remove the uses of getSubtargetImpl from InstrEmitter and removeEric Christopher2014-10-091-8/+6
* Move the complex address expression out of DIVariable and into an extraAdrian Prantl2014-10-011-3/+8
* Revert r218778 while investigating buldbot breakage.Adrian Prantl2014-10-011-8/+3
* Move the complex address expression out of DIVariable and into an extraAdrian Prantl2014-10-011-3/+8
* SelectionDAG: Remove #if NDEBUG from check for a post-isel hookTom Stellard2014-09-251-2/+0
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-10/+9
* [SDAG] Don't insert the VRBase into a mapping from SDValues when the defChandler Carruth2014-07-251-6/+10
* This reapplies r207235 with an additional bugfixes caught by the msanAdrian Prantl2014-04-251-2/+5
* Revert "This reapplies r207130 with an additional testcase+and a missing chec...Adrian Prantl2014-04-251-5/+2
* This reapplies r207130 with an additional testcase+and a missing check forAdrian Prantl2014-04-251-2/+5
* Revert "This reapplies r207130 with an additional testcase+and a missing chec...Adrian Prantl2014-04-251-5/+2
* This reapplies r207130 with an additional testcase+and a missing check forAdrian Prantl2014-04-251-2/+5
* Revert "Debug info for optimized code: Support variables that are on the stac...Adrian Prantl2014-04-251-5/+2
* Debug info for optimized code: Support variables that are on the stack andAdrian Prantl2014-04-241-2/+5
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-141-9/+9
* [c++11] Range'ify use list loops in InstrEmitter.Jim Grosbach2014-04-111-9/+3
* Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper2014-04-041-1/+1
* Make stackmap machineinstrs clobber the scratch regs too.Andrew Trick2014-03-051-4/+10
* Always let value types influence register classes.Jakob Stoklund Olesen2014-01-141-4/+13
* Fix patchpoint comments.Andrew Trick2013-11-191-1/+2
* [Stackmap] Materialize the jump address within the patchpoint noop slide.Juergen Ributzka2013-11-091-1/+11
* [Stackmap] Add AnyReg calling convention support for patchpoint intrinsic.Juergen Ributzka2013-11-081-7/+18
* Reapply an improved version of r180816/180817.Adrian Prantl2013-07-091-1/+7
* Debug Info: Simplify Frame Index handling in DBG_VALUE Machine InstructionsDavid Blaikie2013-06-161-2/+2
* Temporarily revert "Change the informal convention of DBG_VALUE so that we ca...Adrian Prantl2013-04-301-7/+1
* Change the informal convention of DBG_VALUE so that we can express aAdrian Prantl2013-04-301-1/+7
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-021-1/+1
* Use MachineInstrBuilder in InstrEmitter.Jakob Stoklund Olesen2012-12-201-76/+66
* Change TargetLowering::getRegClassFor to take an MVT, instead of EVT.Patrik Hagglund2012-12-131-7/+9
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-111-8/+6
* Change TargetLowering::getRegClassFor to take an MVT, instead of EVT.Patrik Hagglund2012-12-111-6/+8
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-4/+4
* [inline asm] Get the mayLoad/mayStore directly from the MIOp_ExtraInfo operand.Chad Rosier2012-10-301-8/+2
* [inline asm] Implement mayLoad and mayStore for inline assembly. In general,Chad Rosier2012-10-301-0/+7
* Move TargetData to DataLayout.Micah Villmow2012-10-081-3/+3
* Fix PR11985Michael Liao2012-09-121-0/+1
* Remove an overly-aggressive assertion. The code following this assertion alr...Owen Anderson2012-09-121-2/+0
* Add a new optimization pass: Stack Coloring, that merges disjoint static allo...Nadav Rotem2012-09-061-0/+11
* Add MachineInstr::tieOperands, remove setIsTied().Jakob Stoklund Olesen2012-08-311-6/+2
* Don't enforce ordered inline asm operands.Jakob Stoklund Olesen2012-08-311-10/+0
* Verify the order of tied operands in inline asm.Jakob Stoklund Olesen2012-08-291-0/+12
* Set the isTied flags when building INLINEASM MachineInstrs.Jakob Stoklund Olesen2012-08-291-4/+21
* Avoid including explicit uses when counting SDNode imp-uses.Jakob Stoklund Olesen2012-08-241-3/+6
* Add SelectionDAG::getTargetIndex.Jakob Stoklund Olesen2012-08-071-0/+4
* InstrEmitter::EmitSubregNode() optimize extract_subreg in this case:Evan Cheng2012-07-111-1/+2
* Allow trailing physreg RegisterSDNode operands on non-variadic instructions.Jakob Stoklund Olesen2012-07-041-7/+27
* Clear kill flags in InstrEmitter::EmitSubregNode().Jakob Stoklund Olesen2012-06-291-0/+1
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-071-3/+3
* Added TargetRegisterInfo::getAllocatableClass.Andrew Trick2012-05-031-6/+10
OpenPOWER on IntegriCloud