index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
CodeGen
/
SelectionDAG
/
InstrEmitter.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
[inline asm] Get the mayLoad/mayStore directly from the MIOp_ExtraInfo operand.
Chad Rosier
2012-10-30
1
-8
/
+2
*
[inline asm] Implement mayLoad and mayStore for inline assembly. In general,
Chad Rosier
2012-10-30
1
-0
/
+7
*
Move TargetData to DataLayout.
Micah Villmow
2012-10-08
1
-3
/
+3
*
Fix PR11985
Michael Liao
2012-09-12
1
-0
/
+1
*
Remove an overly-aggressive assertion. The code following this assertion alr...
Owen Anderson
2012-09-12
1
-2
/
+0
*
Add a new optimization pass: Stack Coloring, that merges disjoint static allo...
Nadav Rotem
2012-09-06
1
-0
/
+11
*
Add MachineInstr::tieOperands, remove setIsTied().
Jakob Stoklund Olesen
2012-08-31
1
-6
/
+2
*
Don't enforce ordered inline asm operands.
Jakob Stoklund Olesen
2012-08-31
1
-10
/
+0
*
Verify the order of tied operands in inline asm.
Jakob Stoklund Olesen
2012-08-29
1
-0
/
+12
*
Set the isTied flags when building INLINEASM MachineInstrs.
Jakob Stoklund Olesen
2012-08-29
1
-4
/
+21
*
Avoid including explicit uses when counting SDNode imp-uses.
Jakob Stoklund Olesen
2012-08-24
1
-3
/
+6
*
Add SelectionDAG::getTargetIndex.
Jakob Stoklund Olesen
2012-08-07
1
-0
/
+4
*
InstrEmitter::EmitSubregNode() optimize extract_subreg in this case:
Evan Cheng
2012-07-11
1
-1
/
+2
*
Allow trailing physreg RegisterSDNode operands on non-variadic instructions.
Jakob Stoklund Olesen
2012-07-04
1
-7
/
+27
*
Clear kill flags in InstrEmitter::EmitSubregNode().
Jakob Stoklund Olesen
2012-06-29
1
-0
/
+1
*
Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().
Jakob Stoklund Olesen
2012-05-07
1
-3
/
+3
*
Added TargetRegisterInfo::getAllocatableClass.
Andrew Trick
2012-05-03
1
-6
/
+10
*
Don't crash when a glue node contains an internal CopyToReg
Hal Finkel
2012-02-24
1
-0
/
+3
*
Handle all live physreg defs in the same place.
Jakob Stoklund Olesen
2012-02-03
1
-43
/
+46
*
More dead code removal (using -Wunreachable-code)
David Blaikie
2012-01-20
1
-2
/
+0
*
Add a RegisterMaskSDNode class.
Jakob Stoklund Olesen
2012-01-18
1
-0
/
+2
*
Fix ISD::REG_SEQUENCE to accept physical registers and change TwoAddressInstr...
Pete Cooper
2012-01-18
1
-7
/
+12
*
Add bundle aware API for querying instruction properties and switch the code
Evan Cheng
2011-12-07
1
-1
/
+1
*
Simplify EXTRACT_SUBREG emission.
Jakob Stoklund Olesen
2011-10-05
1
-27
/
+46
*
Simplify INSERT_SUBREG emission.
Jakob Stoklund Olesen
2011-10-05
1
-27
/
+19
*
Move getCommonSubClass() into TRI.
Jakob Stoklund Olesen
2011-09-30
1
-1
/
+2
*
Constrain register classes instead of emitting copies.
Jakob Stoklund Olesen
2011-09-22
1
-3
/
+5
*
Lower ARM adds/subs to add/sub after adding optional CPSR operand.
Andrew Trick
2011-09-21
1
-0
/
+2
*
Restore hasPostISelHook tblgen flag.
Andrew Trick
2011-09-20
1
-1
/
+2
*
ARM isel bug fix for adds/subs operands.
Andrew Trick
2011-09-20
1
-2
/
+1
*
whitespace
Andrew Trick
2011-09-20
1
-26
/
+26
*
Follow up to r138791.
Evan Cheng
2011-08-30
1
-0
/
+4
*
land David Blaikie's patch to de-constify Type, with a few tweaks.
Chris Lattner
2011-07-18
1
-1
/
+1
*
- Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo and
Evan Cheng
2011-06-28
1
-16
/
+16
*
More refactoring. Move getRegClass from TargetOperandInfo to TargetInstrInfo.
Evan Cheng
2011-06-27
1
-3
/
+3
*
Distinguish early clobber output operands from clobbered registers.
Jakob Stoklund Olesen
2011-06-27
1
-0
/
+1
*
Handle debug info for i128 constants.
Devang Patel
2011-06-24
1
-6
/
+2
*
Don't use register classes larger than TLI->getRegClassFor(VT).
Jakob Stoklund Olesen
2011-06-16
1
-2
/
+7
*
Change the REG_SEQUENCE SDNode to take an explict register class ID as its fi...
Owen Anderson
2011-06-16
1
-5
/
+6
*
Use TRI::has{Sub,Super}ClassEq() where possible.
Jakob Stoklund Olesen
2011-06-02
1
-1
/
+1
*
Simplify a bunch of isVirtualRegister() and isPhysicalRegister() logic.
Jakob Stoklund Olesen
2011-01-10
1
-1
/
+1
*
Do not model all INLINEASM instructions as having unmodelled side effects.
Evan Cheng
2011-01-07
1
-4
/
+4
*
Optimize:
Evan Cheng
2011-01-05
1
-23
/
+39
*
flags -> glue for selectiondag
Chris Lattner
2010-12-23
1
-10
/
+10
*
Change all self assignments X=X to (void)X, so that we can turn on a
Jeffrey Yasskin
2010-12-23
1
-6
/
+6
*
rename MVT::Flag to MVT::Glue. "Flag" is a terrible name for
Chris Lattner
2010-12-21
1
-9
/
+9
*
Fix crash compiling a QQQQ REG_SEQUENCE for a Neon vld3_lane operation.
Bob Wilson
2010-12-17
1
-3
/
+1
*
Reword comment slightly.
Eric Christopher
2010-12-08
1
-1
/
+1
*
Split pseudo-instruction expansion into a separate pass, to make it
Dan Gohman
2010-11-16
1
-13
/
+0
*
Revert r112461. It was failing on PPC...
Bill Wendling
2010-08-30
1
-4
/
+2
[next]