summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Commit message (Expand)AuthorAgeFilesLines
* Don't produce invalid comparisons after legalize.Chris Lattner2008-10-281-2/+4
* Use a legal integer type for vector shuffle maskDuncan Sands2008-10-191-4/+4
* Teach DAGCombine to fold constant offsets into GlobalAddress nodes,Dan Gohman2008-10-181-0/+22
* Define patterns for shld and shrd that match immediateDan Gohman2008-10-171-5/+9
* Rename LoadX to LoadExt.Evan Cheng2008-10-141-12/+12
* Rename APFloat::convertToAPInt to bitcastToAPInt toDale Johannesen2008-10-091-3/+3
* Rename ConstantSDNode's getSignExtended to getSExtValue, forDan Gohman2008-09-261-7/+7
* Reapplying r56550Bill Wendling2008-09-241-13/+13
* Temporarily revert r56550 until missing commit can be added.Eric Christopher2008-09-241-13/+13
* Refactor the constant folding code into it's own function. And call it from bothBill Wendling2008-09-241-13/+13
* Per review feedback: Only performEvan Cheng2008-09-221-39/+27
* Change ConstantSDNode and ConstantFPSDNode to use ConstantInt* andDan Gohman2008-09-121-1/+1
* Rename ConstantSDNode::getValue to getZExtValue, for consistencyDan Gohman2008-09-121-41/+48
* In visitUREM, arrange for the temporary UDIV node to beDan Gohman2008-09-081-0/+1
* Revert my previous change -- the subtraction of two constants was a no-opBill Wendling2008-09-081-1/+1
* ConvertBill Wendling2008-09-071-1/+1
* Fix a search+replace-o.Dan Gohman2008-09-051-1/+1
* Clean up uses of TargetLowering::getTargetMachine.Dan Gohman2008-09-041-4/+4
* Another situation where ROTR is cheaper than ROTL.Bill Wendling2008-08-311-3/+3
* For this pattern, ROTR is the cheaper option.Bill Wendling2008-08-311-4/+4
* - Fix comment so that it describes how the code really works:Bill Wendling2008-08-311-6/+6
* fix some 80-col violationsGabor Greif2008-08-301-19/+23
* Transform (x << (y&31)) -> (x << y). This takes advantage of the fact x86 shi...Evan Cheng2008-08-301-0/+60
* Fix 80 col. violations.Evan Cheng2008-08-291-2/+4
* Back out 55498. It broken Apple style bootstrapping.Evan Cheng2008-08-291-106/+81
* erect abstraction boundaries for accessing SDValue members, rename Val -> Nod...Gabor Greif2008-08-281-299/+299
* Optimize DAGCombiner's worklist processing. Previously it startedDan Gohman2008-08-281-77/+102
* disallow direct access to SDValue::ResNo, provide a getter insteadGabor Greif2008-08-261-2/+2
* Disable DAGCombine's alignment inference in "fast" codegen mode.Dan Gohman2008-08-201-5/+8
* Improve support for vector casts in LLVM IR and CodeGen.Dan Gohman2008-08-141-0/+4
* Take the FrameOffset into account when computing the alignmentDan Gohman2008-08-111-1/+1
* Improve dagcombining for sext-loads and sext-in-reg nodes.Dan Gohman2008-07-311-9/+21
* Rename SDOperand to SDValue.Dan Gohman2008-07-271-701/+701
* Tidy SDNode::use_iterator, and complete the transition to have itDan Gohman2008-07-271-8/+8
* Fix pr2566: incorrect assumption about bit_convert. It doesn't not have to ou...Evan Cheng2008-07-221-1/+2
* Add titles to the various SelectionDAG viewGraph callsDan Gohman2008-07-211-18/+0
* Add VerifyNode, a place to put sanity checks onDuncan Sands2008-07-211-1/+2
* Revert 53729, after waking up in the middle ofDuncan Sands2008-07-181-4/+3
* Use a legal type for elements of the vector_shuffleDuncan Sands2008-07-171-3/+4
* Fix the result type of a VECTOR_SHUFFLE+BIT_CONVERT dagcombine. ThisDan Gohman2008-07-161-3/+2
* Use reserve.Dan Gohman2008-06-301-0/+1
* When folding a bitcast into a load or store, preserve the alignmentDan Gohman2008-06-281-2/+2
* duncan points out that isOperationLegal includes a check forChris Lattner2008-06-261-2/+2
* when we know the signbit of an input to uint_to_fp is zero,Chris Lattner2008-06-261-3/+26
* Duncan pointed out this code could be tidied.Dan Gohman2008-06-231-6/+3
* Simplify some getNode calls.Dan Gohman2008-06-211-6/+3
* Allow these transforms for types like i256 whileDuncan Sands2008-06-161-8/+6
* The transforms in visitEXTRACT_VECTOR_ELT areDuncan Sands2008-06-151-4/+4
* Remove a redundant AfterLegalize check. TurnDuncan Sands2008-06-141-4/+5
* Disable some DAG combiner optimizations that may beDuncan Sands2008-06-131-58/+89
OpenPOWER on IntegriCloud