summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MachineVerifier.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Convert more assert(0)+abort() -> LLVM_UNREACHABLE,Torok Edwin2009-07-111-2/+6
| | | | | | and abort()/exit() -> llvm_report_error(). llvm-svn: 75363
* Rename MachineVerifier pass to avoid command line collision.Jakob Stoklund Olesen2009-05-171-1/+1
| | | | llvm-svn: 71987
* Verify that explicit definitions in the TargetInstrDesc are matched byJakob Stoklund Olesen2009-05-161-1/+12
| | | | | | explicit register define operands. llvm-svn: 71933
* Allow redefinition of reserved registers.Jakob Stoklund Olesen2009-05-161-2/+3
| | | | llvm-svn: 71932
* Pacify gcc-4.3, which suggests explicit braces hereDuncan Sands2009-05-161-1/+2
| | | | | | to avoid an ambiguous else. llvm-svn: 71924
* Pass to verify generated machine code.Jakob Stoklund Olesen2009-05-161-0/+677
The following is checked: * Operand counts: All explicit operands must be present. * Register classes: All physical and virtual register operands must be compatible with the register class required by the instruction descriptor. * Register live intervals: Registers must be defined only once, and must be defined before use. The machine code verifier is enabled with the command-line option '-verify-machineinstrs', or by defining the environment variable LLVM_VERIFY_MACHINEINSTRS to the name of a file that will receive all the verifier errors. llvm-svn: 71918
OpenPOWER on IntegriCloud