summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MachineInstr.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Rename SSARegMap -> MachineRegisterInfo in keeping with the idea Chris Lattner2007-12-311-0/+1
* Add new shorter predicates for testing machine operands for various types: Chris Lattner2007-12-301-9/+8
* More cleanups for MachineOperand:Chris Lattner2007-12-301-110/+114
* MachineOperand:Chris Lattner2007-12-301-57/+38
* simpilfy some register printing code.Chris Lattner2007-12-301-16/+6
* eliminate a copy of the machineoperand printing stuff. Keep the copy thatChris Lattner2007-12-301-34/+4
* Simplify and clean up some machine operand/instr printing/dumping stuff.Chris Lattner2007-12-301-9/+9
* two register machineoperands are not identical unless their subregs match.Chris Lattner2007-12-301-1/+2
* MachineOperand::getImmedValue -> MachineOperand::getImmChris Lattner2007-12-301-2/+2
* make machine operands fatter: give each one an up-pointer to the Chris Lattner2007-12-301-1/+7
* Start using the simplified methods for adding operands.Chris Lattner2007-12-301-8/+3
* simplify some code by factoring operand construction better.Chris Lattner2007-12-301-22/+4
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+2
* Clean up sub-register implementation by moving subReg information back toEvan Cheng2007-11-141-0/+2
* Optionally create a MachineInstr without default implicit operands.Evan Cheng2007-10-131-4/+5
* EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG likeEvan Cheng2007-10-121-0/+18
* Remove isReg, isImm, and isMBB, and change all their users to use Dan Gohman2007-09-141-7/+7
* Remove spurious consts. This fixes warnings with compilers thatDan Gohman2007-09-141-1/+1
* Remove subreg index from MachineInstr's and also keep vregs as unsigned when ...Christopher Lamb2007-07-261-2/+0
* MachineInstr::isPredicable() is no longer needed.Evan Cheng2007-06-151-4/+0
* Add missing const qualifiers.Evan Cheng2007-05-291-7/+8
* Rename M_PREDICATED to M_PREDICABLE; Moved isPredicable() to MachineInstr.Evan Cheng2007-05-161-2/+6
* Added getNumExplicitOperands and findFirstPredOperand.Evan Cheng2007-05-151-0/+46
* llvm bug #1350, parts 1, 2, and 3.Nate Begeman2007-05-011-2/+2
* Rename findRegisterUseOperand to findRegisterUseOperandIdx to avoid confusion.Evan Cheng2007-04-261-2/+2
* Change findRegisterUseOperand() to return operand index instead.Evan Cheng2007-03-261-4/+4
* Use findRegisterUseOperand to find a kill of particular register.Evan Cheng2007-02-231-3/+5
* Re-apply my liveintervalanalysis changes. Now with PR1207 fixes.Evan Cheng2007-02-191-0/+11
* For PR1207:Reid Spencer2007-02-191-11/+0
* Added findRegisterDefOperand().Evan Cheng2007-02-171-0/+11
* Print <dead> def operands.Evan Cheng2007-02-161-0/+2
* The best unbreakage yet, addressing Bill's concerns.Jeff Cohen2006-12-161-41/+28
* An even better unbreakage...Jeff Cohen2006-12-151-0/+12
* Changed llvm_ostream et all to OStream. llvm_cerr, llvm_cout, llvm_null, areBill Wendling2006-12-071-2/+1
* Move copyKillDeadInfo out-of-line. Add findRegisterUseOperand().Evan Cheng2006-12-061-0/+31
* - MachineInstr now keeps a ptr to TargetInstrDescriptor instead of Opcode.Evan Cheng2006-11-301-42/+35
* Use llvm streams instead of <iostream>Bill Wendling2006-11-281-2/+2
* Clean up.Evan Cheng2006-11-281-2/+2
* Change MachineInstr ctor's to take a TargetInstrDescriptor reference insteadEvan Cheng2006-11-271-20/+14
* setOperand should not zap the operand list or add implicit operands to anChris Lattner2006-11-201-39/+0
* Minor updates.Evan Cheng2006-11-151-4/+4
* - Let MachineInstr ctors add implicit def and use operands. Other operandsEvan Cheng2006-11-131-16/+113
* Add methods to add implicit def use operands to a MI.Evan Cheng2006-11-111-0/+12
* Add implicit def / use operands to MachineInstr.Evan Cheng2006-11-101-2/+6
* be more aggressive about matching identical instructions.Chris Lattner2006-10-251-1/+1
* implement MachineOperand::isIdenticalToChris Lattner2006-10-201-0/+29
* Only call isUse/isDef on register operandsChris Lattner2006-09-051-11/+5
* Instructions with variable operands (variable_ops) can have a number requiredEvan Cheng2006-06-151-1/+2
* Remove a bogus cast.Evan Cheng2006-05-261-1/+1
* Final pass of minor cleanups for MachineInstrChris Lattner2006-05-041-4/+0
OpenPOWER on IntegriCloud