summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MIRParser/MILexer.cpp
Commit message (Expand)AuthorAgeFilesLines
* [MIRParser] Allow register class names in the form of integer/scalarHeejin Ahn2018-05-051-19/+0
* MachineInst support mapping SDNode fast math flags for support in Back End co...Michael Berg2018-05-031-0/+7
* [MIR] Adding support for Named Virtual Registers in MIR.Puyan Lotfi2018-03-301-1/+13
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-7/+16
* [MIR] Add support for addrspace in MIRFrancis Visoiu Mistrih2018-01-261-0/+1
* [MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.Puyan Lotfi2018-01-101-1/+1
* [MIR] Add support for the frame-destroy MachineInstr flagFrancis Visoiu Mistrih2018-01-091-0/+1
* [MIR] Add support for missing CFI directivesFrancis Visoiu Mistrih2017-12-151-0/+8
* [MachineOperand][MIR] Add isRenamable to MachineOperand.Geoff Berry2017-12-121-0/+1
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-0/+3
* [AsmPrinterDwarf] Add support for .cfi_restore directiveFrancis Visoiu Mistrih2017-11-021-0/+1
* [CodeGen] Fix some Clang-tidy modernize-use-default-member-init and Include W...Eugene Zelenko2017-09-271-6/+12
* Parse and print DIExpressions inline to ease IR and MIR testingReid Kleckner2017-08-231-0/+1
* Enhance synchscope representationKonstantin Zhuravlyov2017-07-111-0/+10
* [MIRParser] Parse lane masks for register live-insKrzysztof Parzyszek2016-10-121-14/+23
* [CodeGen] Split out the notions of MI invariance and MI dereferenceability.Justin Lebar2016-09-111-0/+1
* GlobalISel: support irtranslation of icmp instructions.Tim Northover2016-08-171-0/+2
* CodeGen: add new "intrinsic" MachineOperand kind.Tim Northover2016-07-291-0/+1
* MIRParser: Use dot instead of colon to mark subregistersMatthias Braun2016-07-261-2/+9
* MIRParser: Use shorter cfi identifiersMatthias Braun2016-07-261-5/+5
* GlobalISel: implement alloca instructionTim Northover2016-07-221-3/+7
* GlobalISel: implement low-level type with just size & vector lanes.Tim Northover2016-07-201-4/+6
* Remove some unneeded headers and replace some headers with forward class decl...Mehdi Amini2016-04-161-0/+1
* MIRParser: Add %subreg.xxx syntax for subregister index operandsMatthias Braun2016-03-281-0/+11
* MILexer: Add ErrorCallbackType typedef; NFCMatthias Braun2016-03-181-30/+22
* [MIR] Change the token name for '<' and '>' to be consitent with the LLVM IR ...Quentin Colombet2016-03-081-2/+2
* [MIR] Teach the parser how to parse complex types of generic machine instruct...Quentin Colombet2016-03-081-0/+4
* MIR Serialization: Serialize the pointer IR expression values in the machineAlex Lorenz2015-08-211-0/+26
* MIR Serialization: Change syntax for the call entry pseudo source values.Alex Lorenz2015-08-201-0/+1
* MIR Serialization: Serialize unnamed local IR values in memory operands.Alex Lorenz2015-08-191-0/+2
* MIR Serialization: Serialize instruction's register ties.Alex Lorenz2015-08-191-0/+1
* MIR Serialization: Serialize defined registers that require 'def' register flag.Alex Lorenz2015-08-191-0/+1
* MIR Serialization: Serialize the memory operand's range metadata node.Alex Lorenz2015-08-171-0/+1
* MIR Serialization: Serialize the memory operand's noalias metadata node.Alex Lorenz2015-08-171-0/+1
* MIR Serialization: Serialize the memory operand's alias scope metadata node.Alex Lorenz2015-08-171-0/+1
* MIR Serialization: Serialize the memory operand's TBAA metadata node.Alex Lorenz2015-08-171-2/+29
* MIR Serialization: Serialize the '.cfi_same_value' CFI directive.Alex Lorenz2015-08-141-0/+1
* MIR Serialization: Serialize the 'internal' register operand flag.Alex Lorenz2015-08-141-0/+1
* MIR Serialization: Serialize the bundled machine instructions.Alex Lorenz2015-08-141-0/+4
* MIR Serialization: Change MIR syntax - use custom syntax for MBBs.Alex Lorenz2015-08-131-9/+39
* MIR Serialization: Serialize the jump table pseudo source values.Alex Lorenz2015-08-121-0/+1
* MIR Serialization: Serialize the GOT pseudo source values.Alex Lorenz2015-08-121-0/+1
* MIR Serialization: Serialize the stack pseudo source values.Alex Lorenz2015-08-121-0/+1
* MIR Serialization: Serialize the constant pool pseudo source values.Alex Lorenz2015-08-121-0/+1
* MIR Serialization: Serialize the liveout register mask machine operands.Alex Lorenz2015-08-101-0/+1
* MIR Serialization: Serialize the base alignment for the machine memory operands.Alex Lorenz2015-08-071-0/+1
* MIR Parser: Simplify the token's string value handling.Alex Lorenz2015-08-061-24/+51
* MIR Serialization: Serialize the 'invariant' machine memory operand flag.Alex Lorenz2015-08-061-0/+1
* MIR Serialization: Serialize the 'non-temporal' machine memory operand flag.Alex Lorenz2015-08-061-0/+1
* MIR Serialization: Initial serialization of the machine operand target flags.Alex Lorenz2015-08-061-0/+1
OpenPOWER on IntegriCloud