summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/GlobalISel
Commit message (Expand)AuthorAgeFilesLines
* [AArch64][GlobalISel] Add support for narrowScalar of G_ZEXTAmara Emerson2019-08-211-0/+18
* [GlobalISel] Handle multiple registers in dbg.value intrinsicAditya Nandakumar2019-08-201-6/+7
* [AArch64][GlobalISel] Lower G_SHUFFLE_VECTOR with 1 elt src and 1 elt mask.Amara Emerson2019-08-161-1/+17
* [GlobalISel] CSEMIRBuilder: Add support for G_GEPVolkan Keles2019-08-153-19/+9
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-155-19/+19
* [llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere2019-08-156-16/+16
* [GlobalISel]: Fix lowering of G_Shuffle_vector where we pick up the wrong sou...Aditya Nandakumar2019-08-141-1/+1
* [GlobalISel]: Fix lowering of G_SHUFFLE_VECTOR with scalar sourcesAditya Nandakumar2019-08-131-5/+10
* GlobalISel: Partially implement fewerElementsVector G_UNMERGE_VALUESMatt Arsenault2019-08-131-0/+62
* GlobalISel: Implement lower for G_SHUFFLE_VECTORMatt Arsenault2019-08-131-0/+40
* GlobalISel: Change representation of shuffle masksMatt Arsenault2019-08-131-1/+1
* [GlobalISel] Make the InstructionSelector instance non-const, allowing state ...Amara Emerson2019-08-131-2/+3
* [GlobalISel]: Add KnownBits for G_XORAditya Nandakumar2019-08-131-0/+13
* [GISel]: Fix a bug in KnownBits where we should have been using SizeInBitsAditya Nandakumar2019-08-121-1/+1
* [globalisel] Add G_SEXT_INREGDaniel Sanders2019-08-094-4/+180
* GlobalISel: pack various parameters for lowerCall into a struct.Tim Northover2019-08-092-16/+25
* GlobalISel: factor common code from translateCall and translateInvoke. NFC.Tim Northover2019-08-071-52/+34
* [GISel]: Fix trivial build breakageAditya Nandakumar2019-08-061-1/+1
* [GISel]: Add GISelKnownBits analysisAditya Nandakumar2019-08-063-2/+337
* [GlobalISel][CallLowering] Rename isArgumentHandler() -> isIncomingArgumentHa...Amara Emerson2019-08-051-2/+2
* [AArch64][GlobalISel] Inline tiny memcpy et al at -O0.Amara Emerson2019-08-051-1/+4
* [LLVM][Alignment] Introduce Alignment TypeGuillaume Chatelet2019-08-051-5/+6
* [LLVM][Alignment] Introduce Alignment Type in DataLayoutGuillaume Chatelet2019-08-051-2/+2
* Re-commit "[GlobalISel] Add legalization support for non-power-2 loads and st...Amara Emerson2019-08-021-4/+95
* GlobalISel: support swiftself attributeTim Northover2019-08-022-15/+0
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-014-17/+13
* GlobalISel: Lower scalarizing unmerge of a vector to shiftsMatt Arsenault2019-08-011-0/+35
* GlobalISel: Fix widenScalar for G_MERGE_VALUES to pointerMatt Arsenault2019-08-011-1/+3
* GlobalISel: moreElementsVector for G_LOAD/G_STOREMatt Arsenault2019-08-011-1/+11
* [GISel] Pass MD_callees metadata down in call lowering.Mark Lacey2019-07-311-1/+5
* GlobalISel: Add G_ATOMICRMW_{FADD|FSUB}Matt Arsenault2019-07-302-14/+36
* [AMDGPU/GlobalISel] Add llvm.amdgcn.fdiv.fast legalization.Austin Kerbow2019-07-301-4/+6
* [AArch64][GlobalISel] Implement narrowing of G_SEXT.Amara Emerson2019-07-261-0/+20
* [GlobalISel] Support for inlining memcpy, memset and memmove calls.Amara Emerson2019-07-241-0/+505
* [AArch64][GlobalISel] Fix a crash during s128 G_ICMP legalization due to r366...Amara Emerson2019-07-241-4/+4
* [GISel]: Attach missing range metadata while translating G_LOADsAditya Nandakumar2019-07-211-2/+3
* [GlobalISel] Translate calls to memcpy et al to G_INTRINSIC_W_SIDE_EFFECTs an...Amara Emerson2019-07-192-42/+83
* GlobalISel: Handle widenScalar of arbitrary G_MERGE_VALUES sourcesMatt Arsenault2019-07-172-48/+87
* GlobalISel: Handle more cases for widenScalar of G_MERGE_VALUESMatt Arsenault2019-07-171-4/+23
* [MIPS GlobalISel] ClampScalar and select pointer G_ICMPPetar Avramovic2019-07-171-0/+36
* GlobalISel: Add overload of handleAssignments with CCStateMatt Arsenault2019-07-161-2/+11
* GlobalISel: Implement narrowScalar for vector extract/insert indexesMatt Arsenault2019-07-151-0/+11
* Delete dead storesFangrui Song2019-07-121-3/+1
* GlobalISel: Use RegisterMatt Arsenault2019-07-111-5/+5
* [AArch64][GlobalISel] Optimize compare and branch cases with G_INTTOPTR and u...Amara Emerson2019-07-101-0/+3
* GlobalISel: Legalization for G_FMINNUM/G_FMAXNUMMatt Arsenault2019-07-102-0/+71
* GlobalISel: Define the full family of FP min/max instructionsMatt Arsenault2019-07-101-0/+8
* GlobalISel: Implement lower for G_FCOPYSIGNMatt Arsenault2019-07-091-0/+50
* GlobalISel: Combine unmerge of merge with intermediate castMatt Arsenault2019-07-091-3/+9
* [AArch64][GlobalISel] Optimize conditional branches followed by unconditional...Amara Emerson2019-07-091-0/+62
OpenPOWER on IntegriCloud