summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Remove trailing spaceFangrui Song2018-07-301-1/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-9/+9
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-2/+2
* [CodeGen] Don't print "pred:" and "opt:" in -debug outputFrancis Visoiu Mistrih2018-01-091-4/+4
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-4/+4
* [CodeGen] Always use `printReg` to print registers in both MIR and debugFrancis Visoiu Mistrih2017-11-301-4/+4
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-4/+4
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* [CodeGen] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko2017-09-291-10/+22
* [AntiDepBreaker] Revert r299124 and add a test.Tim Shen2017-05-301-1/+1
* Resubmit r301309: [DebugInfo][X86] Fix handling of DBG_VALUE's in post-RA sch...Andrew Ng2017-04-251-4/+2
* Revert "[DebugInfo][X86] Fix handling of DBG_VALUE's in post-RA scheduler."Andrew Ng2017-04-251-2/+4
* [DebugInfo][X86] Fix handling of DBG_VALUE's in post-RA scheduler.Andrew Ng2017-04-251-4/+2
* getPristineRegs is not accurately considering shrink wrapping putsEric Christopher2017-03-301-1/+3
* Disable Callee Saved RegistersOren Ben Simhon2017-03-141-1/+2
* MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun2016-07-281-2/+2
* [CodeGen] Fix problem with X86 byte registers in CriticalAntiDepBreakerMitch Bodart2016-05-261-4/+6
* CodeGen: Use MachineInstr& in AntiDepBreaker API, NFCDuncan P. N. Exon Smith2016-02-271-27/+27
* CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith2016-02-231-5/+4
* MachineBasicBlock: Factor out common code into isReturnBlock()Matthias Braun2015-09-251-1/+1
* Save LaneMask with livein registersMatthias Braun2015-09-091-2/+2
* MachineBasicBlock: Add liveins() method returning an iterator_rangeMatthias Braun2015-08-241-3/+2
* MachineFrameInfo: Simplify pristine register calculation.Matthias Braun2015-05-281-1/+1
* Remove unnecessary TargetMachine.h includes.Eric Christopher2014-10-141-1/+0
* critical-anti-dependency breaker: don't use reg def info from kill insts (PR2...Sanjay Patel2014-08-201-2/+17
* use register iterators that include self to reduce code duplication in Critic...Sanjay Patel2014-08-061-25/+6
* Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher2014-08-051-5/+4
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-11/+9
* bug fix for PR20020: anti-dependency-breaker causes miscompilationSanjay Patel2014-07-031-0/+31
* fixed a few typos in commentsSanjay Patel2014-06-241-11/+9
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-141-14/+15
* Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper2014-04-041-1/+1
* Fix known typosAlp Toker2014-01-241-1/+1
* Use SmallVectorImpl instead of SmallVector as method argument to avoid specif...Craig Topper2013-07-031-1/+1
* Use SmallVectorImpl instead of SmallVector for iterators and references to av...Craig Topper2013-07-031-1/+1
* Simplify logic now that r182490 is in place. No functional change intended.Chad Rosier2013-05-221-2/+2
* Remove special-casing of return blocks for liveness.Jakob Stoklund Olesen2013-02-051-17/+1
* This patch addresses bug 15031.Bill Schmidt2013-01-281-8/+24
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-3/+3
* Use MCPhysReg for RegisterClassInfo allocation orders.Jakob Stoklund Olesen2012-11-291-1/+1
* Remove RegisterClassInfo::isReserved() and isAllocatable().Jakob Stoklund Olesen2012-10-151-1/+1
* Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer2012-06-021-1/+1
* Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen2012-06-011-15/+10
* Switch some getAliasSet clients to MCRegAliasIterator.Jakob Stoklund Olesen2012-06-011-34/+16
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-071-2/+2
* CriticalAntiDepBreaker: Replace a SmallSet of regs with a much denser BitVector.Benjamin Kramer2012-03-171-9/+11
* CriticalAntiDepBreaker: BasicBlock::size is an expensive operation, reuse the...Benjamin Kramer2012-03-161-7/+7
OpenPOWER on IntegriCloud