summaryrefslogtreecommitdiffstats
path: root/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Got the EmulateInstruction CFI code a lot closer to producing CFI data.Greg Clayton2011-04-261-288/+332
* Modify EmulateInstructionARM::SetArchitecture() to treat "arm" and "thumb" as...Johnny Chen2011-04-261-0/+2
* Changed the emulate instruction function to take emulate options whichGreg Clayton2011-04-261-143/+128
* Change code for reading emulation data files to read the new fileCaroline Tice2011-04-221-46/+36
* Add the infrastructure to test instruction emulations automatically.Caroline Tice2011-04-191-10/+115
* Fix bug where source & target registers were swapped in anCaroline Tice2011-04-131-2/+2
* Fix various minor bugs in the ARM instruction emulation code.Caroline Tice2011-04-131-2/+11
* Implement ARM emulation function to handle "SUBS PC, LR and related instructi...Caroline Tice2011-04-111-43/+243
* Fix various things in the instruction emulation code:Caroline Tice2011-04-081-7/+48
* Add Emulate and DumpEmulation to Instruction class.Caroline Tice2011-04-051-1/+2
* Add the rest of the mechanisms to make ARM instruction emulation usable/possi...Caroline Tice2011-04-051-19/+202
* Fix a few typos in the previous commit.Caroline Tice2011-03-311-5/+5
* Add code to emulate VLD1 (single element to all lanes) ARM instruction.Caroline Tice2011-03-311-0/+133
* Add code to emulate VST1 (single element from one lane) ARMCaroline Tice2011-03-311-2/+162
* Add code to emulate VST1 (multiple single elements) ARMCaroline Tice2011-03-311-8/+175
* Add code to emulate VLD1 (single element to one lane) floating pointCaroline Tice2011-03-311-2/+175
* Add code to emulate VLD1 (multiple single elements) ARM instruction.Caroline Tice2011-03-311-9/+178
* Add code to emulate VSTR ARM instruction (store a floating point register).Caroline Tice2011-03-311-0/+137
* Add code to emulate the VLDR Arm instruction (load a floating poitn register).Caroline Tice2011-03-311-0/+134
* Add "Bits64" utility function.Caroline Tice2011-03-311-9/+210
* Modify ARM instruction tables to allow for specifying floating point variants.Caroline Tice2011-03-311-276/+480
* Fill in code for EmulateSTRDImm and EmulateSTRDReg, to emulate theCaroline Tice2011-03-301-24/+273
* Many improvements to the Platform base class and subclasses. The base PlatformGreg Clayton2011-03-301-1/+1
* Fill in EmulateLDRDRegister to emulate LDRD (register) instruction.Caroline Tice2011-03-301-416/+105
* Fill in EmulateLDRLImmediate to emulate the LDRD (immediate) ARM instruction.Caroline Tice2011-03-301-9/+137
* Fix typo in previous check-in.Caroline Tice2011-03-301-1/+1
* Fill in EmulateSTRImmARM to emulate the STR (immediate,ARM) instruction.Caroline Tice2011-03-301-1/+94
* Fill in EmulateSTRBImmARM to emulate the STRB (immediate, ARM) instruction.Caroline Tice2011-03-301-8/+83
* Fill in EmulateSTREX to emulate the STREX ARM instruction.Caroline Tice2011-03-301-1/+94
* Fill in code in EmulateSUBReg to emulate the SUB (register) ARM instruction.Caroline Tice2011-03-291-2/+111
* Fill in code in EmulateADDRegShift, to emulate the ADDCaroline Tice2011-03-291-2/+82
* Add subtraction context.Caroline Tice2011-03-291-0/+685
* Add missing encodings for EmulateMOVRdImm (MOV register) function.Caroline Tice2011-03-291-15/+63
* Fix single quote characters throughout the ARM emulation stuff.Caroline Tice2011-03-281-274/+281
* Made the lldb_private::Opcode struct into a real boy... I mean class.Greg Clayton2011-03-241-525/+243
* Fixed the LLDB build so that we can have private types, private enums andGreg Clayton2011-03-241-50/+50
* Add missing encodings for EmulateLDRRtRnImm (ARM insn emulation funciton).Caroline Tice2011-03-241-22/+82
* More fixes for ARM instruction emulation code:Caroline Tice2011-03-221-13/+36
* Split all of the core of LLDB.framework/lldb.so into aGreg Clayton2011-03-201-2/+2
* Fix various small problems with EmulateInstructionARM::EmulateSTRRtSP.Caroline Tice2011-03-181-14/+39
* Make all the codee that attempts to read the PC consistently useCaroline Tice2011-03-171-18/+17
* Add code to emulate STRH (Register) Arm instruction.Caroline Tice2011-03-161-4/+193
* Fix various small bugs found in the instruction emulation functions.Caroline Tice2011-03-161-6/+10
* Add code to emulate RFE Arm instruction.Caroline Tice2011-03-031-2/+232
* Add code to emulate UXTH Arm instruction.Caroline Tice2011-03-031-2/+87
* Add code to emulate UXTB Arm instruction.Caroline Tice2011-03-031-6/+92
* Add code to emulate SXTH Arm instruction.Caroline Tice2011-03-031-5/+93
* Add code to emulate SXTB Arm instruction.Caroline Tice2011-03-031-4/+101
* Fix bug where bitwise-AND was being used and it should have been bitwise-OR.Caroline Tice2011-03-031-5/+5
* Add code to emulate ADD (immediate, Thumb) Arm instruction.Caroline Tice2011-03-021-0/+121
OpenPOWER on IntegriCloud