summaryrefslogtreecommitdiffstats
path: root/libclc/generic/include
Commit message (Expand)AuthorAgeFilesLines
* atom: Use volatile pointers for cl_khr_{global,local}_int32_{base,extended}_a...Jan Vesely2018-06-217-13/+13
* atomic: Provide function implementation of atomic_{dec,inc}Jan Vesely2018-06-212-2/+8
* atom: Consolidate cl_khr_int64_{base,extended}_atomics declarationsJan Vesely2018-06-219-32/+27
* atom: Consolidate cl_khr_{local,global}_int32_{base,extended}_atomics declara...Jan Vesely2018-06-2117-32/+58
* atomic: Cleanup atomic_cmpxchg headerJan Vesely2018-06-211-15/+4
* atomic: Move define cleanup to shared includeJan Vesely2018-06-219-26/+8
* math/fma: Add fp32 software implementationJan Vesely2018-06-073-5/+18
* Add initial support for half precision builtinsJan Vesely2018-05-1714-5/+228
* remquo: Port from amd builtinsJan Vesely2018-05-034-0/+28
* clc_sqrt: Reuse unary_decl.incJan Vesely2018-05-022-50/+3
* relational/select: Condition types for half are short/ushort, not char/ucharJan Vesely2018-04-251-2/+2
* exp10: Port from amd builtinsJan Vesely2018-04-171-0/+4
* hypot: Port from amd builtinsJan Vesely2018-04-101-0/+5
* fmod: Port from amd_builtinsJan Vesely2018-04-063-2/+7
* remainder: Port from amd builtinsJan Vesely2018-03-193-0/+9
* nan: ImplementJan Vesely2018-03-123-0/+25
* integer/gentype: Add __CLC_VECSIZE macroJan Vesely2018-03-081-0/+96
* popcount: Provide function implementation rather than intrinsic redirectJan Vesely2018-03-084-6/+9
* select: Add vector implementationJan Vesely2018-03-062-1/+36
* Move cl_khr_fp64 exntension enablement to gentype include listsJan Vesely2018-03-065-0/+7
* Add vstore_half_rte implementationJan Vesely2018-02-061-0/+2
* Add vstore_half_rtp implementationJan Vesely2018-02-061-0/+2
* Add vstore_half_rtn implementationJan Vesely2018-02-061-0/+2
* Add vstore_half_rtz implementationJan Vesely2018-02-061-0/+2
* vstore_half: Consolidate declarationsJan Vesely2018-02-061-39/+26
* half_powr: Implement using powrJan Vesely2018-02-012-0/+8
* tanpi: Port from amd_builtinsJan Vesely2018-01-193-0/+13
* tan: Port from amd_builtinsJan Vesely2018-01-191-0/+5
* half_divide: Implement using x/yJan Vesely2018-01-182-0/+8
* half_tan: Implement using tanJan Vesely2018-01-182-0/+10
* half_sin: Implement using sinJan Vesely2018-01-182-0/+10
* half_recip: Implement using 1/xJan Vesely2018-01-182-0/+10
* half_log2: Implement using log2Jan Vesely2018-01-182-0/+10
* half_log10: Implement using log10Jan Vesely2018-01-182-0/+10
* half_log: Implement using logJan Vesely2018-01-182-0/+10
* half_exp10: Implement using exp10Jan Vesely2018-01-182-0/+10
* half_exp2: Implement using exp2Jan Vesely2018-01-182-0/+10
* half_exp: Implement using expJan Vesely2018-01-182-0/+10
* half_cos: Implement using cosJan Vesely2018-01-182-0/+10
* half_sqrt: Cleanup implementationJan Vesely2018-01-181-2/+0
* half_rsqrt: Cleanup implementationJan Vesely2018-01-181-2/+0
* rootn: Port from amd_builtinsJan Vesely2018-01-175-0/+9
* powr: Port from amd_builtinsJan Vesely2018-01-173-0/+11
* pown: Port from amd_builtinsJan Vesely2018-01-174-24/+8
* pow: Port from amd_builtinsJan Vesely2018-01-172-6/+10
* math: Implement minmagJan Vesely2017-11-152-0/+8
* math: Implement maxmagJan Vesely2017-11-152-0/+8
* native_powr: Switch implementation to native_exp2 and native_log2Jan Vesely2017-11-141-1/+7
* native_divide: provide function implementation instead of macroJan Vesely2017-11-132-1/+8
* native_recip: provide function implementation instead of macroJan Vesely2017-11-131-1/+9
OpenPOWER on IntegriCloud