summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* Added instregex support to TableGen subtarget emitter.Andrew Trick2012-10-034-12/+95
| | | | | | | | This allows the processor-specific machine model to override selected base opcodes without any fanciness. e.g. InstRW<[CoreXWriteVANDP], (instregex "VANDP")>. llvm-svn: 165180
* TableGen subtarget emitter, nearly first class support for SchedAlias.Andrew Trick2012-10-033-130/+229
| | | | | | | | | A processor can now arbitrarily alias one SchedWrite onto another. Only the SchedAlias definition need be within the processor model. The aliased SchedWrite may be a SchedVariant, WriteSequence, or transitively refer to another alias. llvm-svn: 165179
* Cleanup TableGen subtarget emitter.Andrew Trick2012-10-032-6/+7
| | | | llvm-svn: 165178
* use ';' instead of '-' in the note part of my last patch.Fariborz Jahanian2012-10-032-2/+2
| | | | llvm-svn: 165177
* Don't turn on the debugserver log by default.Jim Ingham2012-10-031-2/+2
| | | | llvm-svn: 165176
* Update test case for r165174.Chad Rosier2012-10-031-3/+3
| | | | llvm-svn: 165175
* [ms-inline asm] Default to the 'm' constraint. This matches the behavior of theChad Rosier2012-10-031-3/+3
| | | | | | MSVC compiler. llvm-svn: 165174
* [ms-inline asm] Add support in the X86AsmPrinter for printing memory referencesChad Rosier2012-10-033-0/+70
| | | | | | | | | | | in the Intel syntax. The MC layer supports emitting in the Intel syntax, but this would require the inline assembly MachineInstr to be lowered to an MCInst before emission. This is potential future work, but for now emitting directly from the MachineInstr suffices. llvm-svn: 165173
* This patch moves from using a hard coded number (4) Jack Carter2012-10-031-2/+4
| | | | | | | | | | | | | for the number of bytes in a particular instruction to using const MCInstrDesc &Desc = MCII.get(TmpInst.getOpcode()); Desc.getSize() This is necessary with the advent of 16 bit instructions with mips16 and micromips. It is also puts Mips in compliance with the other targets for getting instruction size. llvm-svn: 165171
* * Return correct size and alignment for common symbols.Sid Manning2012-10-032-5/+5
| | | | llvm-svn: 165170
* <rdar://problem/12408181> Fixing a bug where we would try to look for types ↵Enrico Granata2012-10-031-1/+2
| | | | | | in a module, and then fail to look for them anywhere else because the same SymbolContext was being passed everywhere llvm-svn: 165169
* tblgen: Remove last traces of old TableGenMain API.Sean Silva2012-10-035-76/+1
| | | | llvm-svn: 165168
* tblgen: Migrate clang-tblgen to new TableGenMain API.Sean Silva2012-10-031-87/+82
| | | | llvm-svn: 165167
* tblgen: Migrate llvm-tblgen to new TableGenMain API.Sean Silva2012-10-031-82/+77
| | | | llvm-svn: 165166
* tblgen: Put new TableGenMain API in place.Sean Silva2012-10-032-0/+27
| | | | | | | | In order to avoid rev-lock with Clang when moving to the new API, also preserve the current API temporarily and insert a shim to implement the new API in terms of the old. llvm-svn: 165165
* Add function to return return attributes.Bill Wendling2012-10-031-0/+6
| | | | llvm-svn: 165164
* Update to use the predicate methods to query if an attribute exists.Bill Wendling2012-10-031-17/+17
| | | | llvm-svn: 165163
* Remove the directory that these are already in.Bill Wendling2012-10-031-1/+1
| | | | llvm-svn: 165162
* [libclang] When indexing, invoke the importedASTFile for PCH files as well.Argyrios Kyrtzidis2012-10-035-1/+66
| | | | llvm-svn: 165161
* [libclang] Simplify indexing of module imports by handling implicitArgyrios Kyrtzidis2012-10-036-29/+17
| | | | | | imports via ImportDecls. llvm-svn: 165160
* Back out my temporary workaround for Apple buildbots.Bob Wilson2012-10-031-4/+4
| | | | | | | --- Reverse-merging r164909 into '.': U make/platform/clang_darwin.mk llvm-svn: 165159
* PR14004: Fix typo in documentation.Richard Smith2012-10-031-1/+1
| | | | llvm-svn: 165158
* Fix invalid reads by memcmp.Benjamin Kramer2012-10-031-1/+1
| | | | | | | Str may be smaller than Start->Name here. Use strncmp to avoid scanning past the end. Found by valgrind. llvm-svn: 165157
* Always initialize FPContractable.Benjamin Kramer2012-10-031-0/+3
| | | | | | | false is used as a baseline here, we may want to allow contraction in some of the cases. Found by valgrind. llvm-svn: 165156
* Holger Arnold: Correct the use and testing of __GNUC__ and __GNUC_MINOR__ ↵Howard Hinnant2012-10-032-6/+15
| | | | | | in <__config>. llvm-svn: 165151
* [Options] Store the owning OptTable in Option so it can construct Group and ↵Michael J. Spencer2012-10-033-21/+13
| | | | | | Alias. llvm-svn: 165150
* Remove useless parameter "WantFile" from Driver::GetProgramPath().Simon Atanasyan2012-10-034-20/+10
| | | | | | | | | This parameter is useless because nowhere used explicitly and always gets its default value - "false". The patch reviewed by Rafael Espindola. llvm-svn: 165149
* Fix a cycle in the DAG. In this code we replace multiple loads with a single ↵Nadav Rotem2012-10-032-7/+50
| | | | | | | | | | | load and multiple stores with a single load. We create the wide loads and stores (and their chains) before we remove the scalar loads and stores and fix the DAG chain. We attempted to merge loads with a different chain. When that happened, the assumption that it is safe to RAUW broke and a cycle was introduced. llvm-svn: 165148
* Use unsigned long long instead of uin64_t for OS where that matters.Nick Kledzik2012-10-031-1/+1
| | | | llvm-svn: 165147
* An API in Clang got renamed; fixing LLDB to match.Sean Callanan2012-10-031-1/+1
| | | | llvm-svn: 165144
* This patch enables general varargs support for the 64-bit PPC SVR4 ABI.Bill Schmidt2012-10-031-4/+102
| | | | | | | | | | | | | | Most of the pieces for this were already in place, but a proper EmitVAArg is needed for aggregates and complex numbers to be handled. Although the va_list for 64-bit PowerPC SVR4 consists of GPRs 3 through 10 together with the overflow portion of the parameter save area, we can treat va_list as pointing to contiguous memory for all parameters, since the back end forces the parameter GPRs to memory for varargs functions. There is no need at this time to model parameters and return values beyond what the DefaultABIInfo provides. llvm-svn: 165143
* Fix a typo in my last patch reported by Erik Schwiebert.Fariborz Jahanian2012-10-032-2/+2
| | | | llvm-svn: 165142
* Typos.Chad Rosier2012-10-032-5/+4
| | | | llvm-svn: 165141
* Don't call getAsUnsignedInteger directly, it fails to compile if uint64_t is ↵Benjamin Kramer2012-10-031-1/+5
| | | | | | | | not "unsigned long long". while there add more test cases. llvm-svn: 165140
* Remove ASTReader::needPendingInstantiation(), introduced in r164993,Douglas Gregor2012-10-032-61/+0
| | | | | | | which is neither correct nor necessary. The use of this routine was eliminated by r165137. llvm-svn: 165139
* Add some FIXMEs to the ASTReader codeDouglas Gregor2012-10-031-0/+2
| | | | llvm-svn: 165138
* Revert most of the functionality in r165001. Instead, make sure thatDouglas Gregor2012-10-033-22/+7
| | | | | | | the ASTReader doesn't attach a body to a function that is already defined elsewhere. llvm-svn: 165137
* Add getAsUnsignedInteger test case that checks that known bad values are ↵Nick Kledzik2012-10-031-0/+19
| | | | | | rejected llvm-svn: 165136
* No need to call functions which do the same thing as the default.Bill Wendling2012-10-031-4/+0
| | | | llvm-svn: 165135
* Remove assert that's too restrictive.Bill Wendling2012-10-031-1/+4
| | | | llvm-svn: 165134
* objective-C arc: Warn under arc about a use of an ivar inside a blockFariborz Jahanian2012-10-035-1/+46
| | | | | | | that doesn't have a 'self' as this implicitly captures 'self' and could create retain cycles. Provide fixit. // rdar://11194874 llvm-svn: 165133
* Add methods which query for the specific attribute instead of using theBill Wendling2012-10-035-16/+148
| | | | | | enums. This allows for better encapsulation of the Attributes class. llvm-svn: 165132
* Implement Adnroid MIPS toolchain support:Simon Atanasyan2012-10-0316-4/+100
| | | | | | | | | | 1. Add mipsel-linux-android to the list of valid MIPS target triples. 2. Add <gcc install path>/mips-r2 to the list of toolchain specific path prefixes if target is mipsel-linux-android. The patch reviewed by Logan Chien. llvm-svn: 165131
* Fix failure of newly added test, by using %clang instead of %clang_cc1Preston Gurd2012-10-031-1/+1
| | | | | | and by specifying a target. llvm-svn: 165130
* Adds a test to verify that Clang does the optimization to use aPreston Gurd2012-10-031-0/+32
| | | | | | | | | | fast div/rem instruction (for Intel Atom). Test case for llvm commit 165126. Patch by Tyler Nowicki. llvm-svn: 165129
* Implement .rel relocation for R_ARM_ABS32 in MCJIT.Tim Northover2012-10-032-2/+26
| | | | | | Patch by Amara Emerson. llvm-svn: 165128
* This Patch corrects a problem whereby the optimization to use a faster dividePreston Gurd2012-10-031-5/+15
| | | | | | | | | | | | | | instruction (for Intel Atom) was not being done by Clang, because the type context used by Clang is not the default context. It fixes the problem by getting the global context types for each div/rem instruction in order to compare them against the types in the BypassTypeMap. Tests for this will be done as a separate patch to Clang. Patch by Tyler Nowicki. llvm-svn: 165126
* A DAGCombine optimization for mergeing consecutive stores to memory. The ↵Nadav Rotem2012-10-032-0/+668
| | | | | | | | | | | | | | | | | | | | | optimization is not profitable in many cases because modern processors perform multiple stores in parallel and merging stores prior to merging requires extra work. We handle two main cases: 1. Store of multiple consecutive constants: q->a = 3; q->4 = 5; In this case we store a single legal wide integer. 2. Store of multiple consecutive loads: int a = p->a; int b = p->b; q->a = a; q->b = b; In this case we load/store either ilegal vector registers or legal wide integer registers. llvm-svn: 165125
* Revert "InlineObjCInstanceMethod.m: Remove lines introduced in r165079."Jordan Rose2012-10-031-1/+26
| | | | | | | | | ...and fix the run line so that the expected warnings are the same on all platforms. This reverts r165088 / d09074f0ca06626914108f1c0d4e70adeb851e01. llvm-svn: 165124
* Set up MCSchedModel after detecting the CPU type in X86SubTarget.Preston Gurd2012-10-031-0/+4
| | | | | | | | | Corrects a problem whereby MCSchedModel was not being set up when the CPU type was auto-detected. Patch by Andy Zhang. llvm-svn: 165122
OpenPOWER on IntegriCloud