summaryrefslogtreecommitdiffstats
path: root/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp')
-rw-r--r--llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp16
1 files changed, 16 insertions, 0 deletions
diff --git a/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp b/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp
index 2fd09feb1f7..f67184fc208 100644
--- a/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp
+++ b/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp
@@ -40,6 +40,22 @@ TEST_F(GISelMITest, TestKnownBitsPtrToIntViceVersa) {
EXPECT_EQ(256u, Res.One.getZExtValue());
EXPECT_EQ(0xfffffeffu, Res.Zero.getZExtValue());
}
+TEST_F(GISelMITest, TestKnownBitsXOR) {
+ StringRef MIRString = " %3:_(s8) = G_CONSTANT i8 4\n"
+ " %4:_(s8) = G_CONSTANT i8 7\n"
+ " %5:_(s8) = G_XOR %3, %4\n"
+ " %6:_(s8) = COPY %5\n";
+ setUp(MIRString);
+ if (!TM)
+ return;
+ unsigned CopyReg = Copies[Copies.size() - 1];
+ MachineInstr *FinalCopy = MRI->getVRegDef(CopyReg);
+ unsigned SrcReg = FinalCopy->getOperand(1).getReg();
+ GISelKnownBits Info(*MF);
+ KnownBits Res = Info.getKnownBits(SrcReg);
+ EXPECT_EQ(3u, Res.One.getZExtValue());
+ EXPECT_EQ(252u, Res.Zero.getZExtValue());
+}
TEST_F(GISelMITest, TestKnownBits) {
OpenPOWER on IntegriCloud