summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/vshift-4.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/vshift-4.ll')
-rw-r--r--llvm/test/CodeGen/X86/vshift-4.ll145
1 files changed, 123 insertions, 22 deletions
diff --git a/llvm/test/CodeGen/X86/vshift-4.ll b/llvm/test/CodeGen/X86/vshift-4.ll
index 4ab5db88982..4e5fb60fae8 100644
--- a/llvm/test/CodeGen/X86/vshift-4.ll
+++ b/llvm/test/CodeGen/X86/vshift-4.ll
@@ -1,12 +1,25 @@
-; RUN: llc < %s -march=x86 -mcpu=core2 | FileCheck %s
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=i686-unknown -mattr=+sse2 | FileCheck %s --check-prefix=CHECK --check-prefix=X32
+; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+sse2 | FileCheck %s --check-prefix=CHECK --check-prefix=X64
; test vector shifts converted to proper SSE2 vector shifts when the shift
; amounts are the same when using a shuffle splat.
define void @shift1a(<2 x i64> %val, <2 x i64>* %dst, <2 x i64> %sh) nounwind {
+; X32-LABEL: shift1a:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: movq {{.*#+}} xmm1 = xmm1[0],zero
+; X32-NEXT: psllq %xmm1, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift1a:
+; X64: # BB#0: # %entry
+; X64-NEXT: psllq %xmm1, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift1a:
-; CHECK: psllq
%shamt = shufflevector <2 x i64> %sh, <2 x i64> undef, <2 x i32> <i32 0, i32 0>
%shl = shl <2 x i64> %val, %shamt
store <2 x i64> %shl, <2 x i64>* %dst
@@ -15,14 +28,28 @@ entry:
; shift1b can't use a packed shift but can shift lanes separately and shuffle back together
define void @shift1b(<2 x i64> %val, <2 x i64>* %dst, <2 x i64> %sh) nounwind {
+; X32-LABEL: shift1b:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: pshufd {{.*#+}} xmm2 = xmm1[2,3,0,1]
+; X32-NEXT: movdqa %xmm0, %xmm3
+; X32-NEXT: psllq %xmm2, %xmm3
+; X32-NEXT: movq {{.*#+}} xmm1 = xmm1[0],zero
+; X32-NEXT: psllq %xmm1, %xmm0
+; X32-NEXT: movsd {{.*#+}} xmm3 = xmm0[0],xmm3[1]
+; X32-NEXT: movapd %xmm3, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift1b:
+; X64: # BB#0: # %entry
+; X64-NEXT: pshufd {{.*#+}} xmm2 = xmm1[2,3,0,1]
+; X64-NEXT: movdqa %xmm0, %xmm3
+; X64-NEXT: psllq %xmm2, %xmm3
+; X64-NEXT: psllq %xmm1, %xmm0
+; X64-NEXT: movsd {{.*#+}} xmm3 = xmm0[0],xmm3[1]
+; X64-NEXT: movapd %xmm3, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift1b:
-; CHECK: pshufd {{.*#+}} xmm2 = xmm1[2,3,0,1]
-; CHECK-NEXT: movdqa %xmm0, %xmm3
-; CHECK-NEXT: psllq %xmm2, %xmm3
-; CHECK-NEXT: movq {{.*#+}} xmm1 = xmm1[0],zero
-; CHECK-NEXT: psllq %xmm1, %xmm0
-; CHECK-NEXT: movsd {{.*#+}} xmm3 = xmm0[0],xmm3[1]
%shamt = shufflevector <2 x i64> %sh, <2 x i64> undef, <2 x i32> <i32 0, i32 1>
%shl = shl <2 x i64> %val, %shamt
store <2 x i64> %shl, <2 x i64>* %dst
@@ -30,9 +57,25 @@ entry:
}
define void @shift2a(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
+; X32-LABEL: shift2a:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X32-NEXT: xorps %xmm2, %xmm2
+; X32-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X32-NEXT: pslld %xmm2, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift2a:
+; X64: # BB#0: # %entry
+; X64-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X64-NEXT: xorps %xmm2, %xmm2
+; X64-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X64-NEXT: pslld %xmm2, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift2a:
-; CHECK: pslld
%shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
%shl = shl <4 x i32> %val, %shamt
store <4 x i32> %shl, <4 x i32>* %dst
@@ -40,9 +83,25 @@ entry:
}
define void @shift2b(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
+; X32-LABEL: shift2b:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X32-NEXT: xorps %xmm2, %xmm2
+; X32-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X32-NEXT: pslld %xmm2, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift2b:
+; X64: # BB#0: # %entry
+; X64-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X64-NEXT: xorps %xmm2, %xmm2
+; X64-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X64-NEXT: pslld %xmm2, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift2b:
-; CHECK: pslld
%shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 undef, i32 1, i32 1>
%shl = shl <4 x i32> %val, %shamt
store <4 x i32> %shl, <4 x i32>* %dst
@@ -50,9 +109,25 @@ entry:
}
define void @shift2c(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
+; X32-LABEL: shift2c:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X32-NEXT: xorps %xmm2, %xmm2
+; X32-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X32-NEXT: pslld %xmm2, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift2c:
+; X64: # BB#0: # %entry
+; X64-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
+; X64-NEXT: xorps %xmm2, %xmm2
+; X64-NEXT: movss {{.*#+}} xmm2 = xmm1[0],xmm2[1,2,3]
+; X64-NEXT: pslld %xmm2, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift2c:
-; CHECK: pslld
%shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
%shl = shl <4 x i32> %val, %shamt
store <4 x i32> %shl, <4 x i32>* %dst
@@ -60,10 +135,23 @@ entry:
}
define void @shift3a(<8 x i16> %val, <8 x i16>* %dst, <8 x i16> %amt) nounwind {
+; X32-LABEL: shift3a:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: pextrw $6, %xmm1, %ecx
+; X32-NEXT: movd %ecx, %xmm1
+; X32-NEXT: psllw %xmm1, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift3a:
+; X64: # BB#0: # %entry
+; X64-NEXT: pextrw $6, %xmm1, %eax
+; X64-NEXT: movd %eax, %xmm1
+; X64-NEXT: psllw %xmm1, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift3a:
-; CHECK: pextrw $6
-; CHECK: psllw
%shamt = shufflevector <8 x i16> %amt, <8 x i16> undef, <8 x i32> <i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6>
%shl = shl <8 x i16> %val, %shamt
store <8 x i16> %shl, <8 x i16>* %dst
@@ -71,10 +159,23 @@ entry:
}
define void @shift3b(<8 x i16> %val, <8 x i16>* %dst, i16 %amt) nounwind {
+; X32-LABEL: shift3b:
+; X32: # BB#0: # %entry
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: movzwl {{[0-9]+}}(%esp), %ecx
+; X32-NEXT: movd %ecx, %xmm1
+; X32-NEXT: psllw %xmm1, %xmm0
+; X32-NEXT: movdqa %xmm0, (%eax)
+; X32-NEXT: retl
+;
+; X64-LABEL: shift3b:
+; X64: # BB#0: # %entry
+; X64-NEXT: movzwl %si, %eax
+; X64-NEXT: movd %eax, %xmm1
+; X64-NEXT: psllw %xmm1, %xmm0
+; X64-NEXT: movdqa %xmm0, (%rdi)
+; X64-NEXT: retq
entry:
-; CHECK-LABEL: shift3b:
-; CHECK: movzwl
-; CHECK: psllw
%0 = insertelement <8 x i16> undef, i16 %amt, i32 0
%1 = insertelement <8 x i16> %0, i16 %amt, i32 1
%2 = insertelement <8 x i16> %1, i16 %amt, i32 2
OpenPOWER on IntegriCloud