summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/extmul64.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/extmul64.ll')
-rw-r--r--llvm/test/CodeGen/X86/extmul64.ll13
1 files changed, 12 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/X86/extmul64.ll b/llvm/test/CodeGen/X86/extmul64.ll
index 7e3d2fca74c..5cf0eee865b 100644
--- a/llvm/test/CodeGen/X86/extmul64.ll
+++ b/llvm/test/CodeGen/X86/extmul64.ll
@@ -1,12 +1,23 @@
-; RUN: llc < %s -mtriple=i686-- | grep mul | count 2
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=i686-- | FileCheck %s
define i64 @i32_sext_i64(i32 %a, i32 %b) {
+; CHECK-LABEL: i32_sext_i64:
+; CHECK: # %bb.0:
+; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
+; CHECK-NEXT: imull {{[0-9]+}}(%esp)
+; CHECK-NEXT: retl
%aa = sext i32 %a to i64
%bb = sext i32 %b to i64
%cc = mul i64 %aa, %bb
ret i64 %cc
}
define i64 @i32_zext_i64(i32 %a, i32 %b) {
+; CHECK-LABEL: i32_zext_i64:
+; CHECK: # %bb.0:
+; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
+; CHECK-NEXT: mull {{[0-9]+}}(%esp)
+; CHECK-NEXT: retl
%aa = zext i32 %a to i64
%bb = zext i32 %b to i64
%cc = mul i64 %aa, %bb
OpenPOWER on IntegriCloud