summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll')
-rw-r--r--llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll56
1 files changed, 28 insertions, 28 deletions
diff --git a/llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll b/llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll
index a8522b3c238..e197713c679 100644
--- a/llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll
+++ b/llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll
@@ -55,7 +55,7 @@ define i4 @v4i64(<4 x i64> %a, <4 x i64> %b, <4 x i64> %c, <4 x i64> %d) {
; SSE2-SSSE3-NEXT: andps %xmm0, %xmm2
; SSE2-SSSE3-NEXT: movmskps %xmm2, %eax
; SSE2-SSSE3-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX1-LABEL: v4i64:
; AVX1: # BB#0:
@@ -73,7 +73,7 @@ define i4 @v4i64(<4 x i64> %a, <4 x i64> %b, <4 x i64> %c, <4 x i64> %d) {
; AVX1-NEXT: vmovmskps %xmm0, %eax
; AVX1-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX1-NEXT: vzeroupper
-; AVX1-NEXT: ret{{[l|q]}}
+; AVX1-NEXT: retq
;
; AVX2-LABEL: v4i64:
; AVX2: # BB#0:
@@ -87,7 +87,7 @@ define i4 @v4i64(<4 x i64> %a, <4 x i64> %b, <4 x i64> %c, <4 x i64> %d) {
; AVX2-NEXT: vmovmskps %xmm0, %eax
; AVX2-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX2-NEXT: vzeroupper
-; AVX2-NEXT: ret{{[l|q]}}
+; AVX2-NEXT: retq
;
; AVX512F-LABEL: v4i64:
; AVX512F: # BB#0:
@@ -97,7 +97,7 @@ define i4 @v4i64(<4 x i64> %a, <4 x i64> %b, <4 x i64> %c, <4 x i64> %d) {
; AVX512F-NEXT: movb %al, -{{[0-9]+}}(%rsp)
; AVX512F-NEXT: movb -{{[0-9]+}}(%rsp), %al
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v4i64:
; AVX512BW: # BB#0:
@@ -107,7 +107,7 @@ define i4 @v4i64(<4 x i64> %a, <4 x i64> %b, <4 x i64> %c, <4 x i64> %d) {
; AVX512BW-NEXT: movb %al, -{{[0-9]+}}(%rsp)
; AVX512BW-NEXT: movb -{{[0-9]+}}(%rsp), %al
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = icmp sgt <4 x i64> %a, %b
%x1 = icmp sgt <4 x i64> %c, %d
%y = and <4 x i1> %x0, %x1
@@ -127,7 +127,7 @@ define i4 @v4f64(<4 x double> %a, <4 x double> %b, <4 x double> %c, <4 x double>
; SSE2-SSSE3-NEXT: andps %xmm2, %xmm6
; SSE2-SSSE3-NEXT: movmskps %xmm6, %eax
; SSE2-SSSE3-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX12-LABEL: v4f64:
; AVX12: # BB#0:
@@ -141,7 +141,7 @@ define i4 @v4f64(<4 x double> %a, <4 x double> %b, <4 x double> %c, <4 x double>
; AVX12-NEXT: vmovmskps %xmm0, %eax
; AVX12-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX12-NEXT: vzeroupper
-; AVX12-NEXT: ret{{[l|q]}}
+; AVX12-NEXT: retq
;
; AVX512F-LABEL: v4f64:
; AVX512F: # BB#0:
@@ -151,7 +151,7 @@ define i4 @v4f64(<4 x double> %a, <4 x double> %b, <4 x double> %c, <4 x double>
; AVX512F-NEXT: movb %al, -{{[0-9]+}}(%rsp)
; AVX512F-NEXT: movb -{{[0-9]+}}(%rsp), %al
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v4f64:
; AVX512BW: # BB#0:
@@ -161,7 +161,7 @@ define i4 @v4f64(<4 x double> %a, <4 x double> %b, <4 x double> %c, <4 x double>
; AVX512BW-NEXT: movb %al, -{{[0-9]+}}(%rsp)
; AVX512BW-NEXT: movb -{{[0-9]+}}(%rsp), %al
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = fcmp ogt <4 x double> %a, %b
%x1 = fcmp ogt <4 x double> %c, %d
%y = and <4 x i1> %x0, %x1
@@ -181,7 +181,7 @@ define i16 @v16i16(<16 x i16> %a, <16 x i16> %b, <16 x i16> %c, <16 x i16> %d) {
; SSE2-SSSE3-NEXT: pand %xmm0, %xmm4
; SSE2-SSSE3-NEXT: pmovmskb %xmm4, %eax
; SSE2-SSSE3-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX1-LABEL: v16i16:
; AVX1: # BB#0:
@@ -199,7 +199,7 @@ define i16 @v16i16(<16 x i16> %a, <16 x i16> %b, <16 x i16> %c, <16 x i16> %d) {
; AVX1-NEXT: vpmovmskb %xmm0, %eax
; AVX1-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
; AVX1-NEXT: vzeroupper
-; AVX1-NEXT: ret{{[l|q]}}
+; AVX1-NEXT: retq
;
; AVX2-LABEL: v16i16:
; AVX2: # BB#0:
@@ -213,7 +213,7 @@ define i16 @v16i16(<16 x i16> %a, <16 x i16> %b, <16 x i16> %c, <16 x i16> %d) {
; AVX2-NEXT: vpmovmskb %xmm0, %eax
; AVX2-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
; AVX2-NEXT: vzeroupper
-; AVX2-NEXT: ret{{[l|q]}}
+; AVX2-NEXT: retq
;
; AVX512F-LABEL: v16i16:
; AVX512F: # BB#0:
@@ -228,7 +228,7 @@ define i16 @v16i16(<16 x i16> %a, <16 x i16> %b, <16 x i16> %c, <16 x i16> %d) {
; AVX512F-NEXT: kmovw %k0, %eax
; AVX512F-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v16i16:
; AVX512BW: # BB#0:
@@ -237,7 +237,7 @@ define i16 @v16i16(<16 x i16> %a, <16 x i16> %b, <16 x i16> %c, <16 x i16> %d) {
; AVX512BW-NEXT: kmovd %k0, %eax
; AVX512BW-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = icmp sgt <16 x i16> %a, %b
%x1 = icmp sgt <16 x i16> %c, %d
%y = and <16 x i1> %x0, %x1
@@ -258,7 +258,7 @@ define i8 @v8i32(<8 x i32> %a, <8 x i32> %b, <8 x i32> %c, <8 x i32> %d) {
; SSE2-SSSE3-NEXT: packsswb %xmm0, %xmm4
; SSE2-SSSE3-NEXT: pmovmskb %xmm4, %eax
; SSE2-SSSE3-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX1-LABEL: v8i32:
; AVX1: # BB#0:
@@ -277,7 +277,7 @@ define i8 @v8i32(<8 x i32> %a, <8 x i32> %b, <8 x i32> %c, <8 x i32> %d) {
; AVX1-NEXT: vpmovmskb %xmm0, %eax
; AVX1-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX1-NEXT: vzeroupper
-; AVX1-NEXT: ret{{[l|q]}}
+; AVX1-NEXT: retq
;
; AVX2-LABEL: v8i32:
; AVX2: # BB#0:
@@ -292,7 +292,7 @@ define i8 @v8i32(<8 x i32> %a, <8 x i32> %b, <8 x i32> %c, <8 x i32> %d) {
; AVX2-NEXT: vpmovmskb %xmm0, %eax
; AVX2-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX2-NEXT: vzeroupper
-; AVX2-NEXT: ret{{[l|q]}}
+; AVX2-NEXT: retq
;
; AVX512F-LABEL: v8i32:
; AVX512F: # BB#0:
@@ -301,7 +301,7 @@ define i8 @v8i32(<8 x i32> %a, <8 x i32> %b, <8 x i32> %c, <8 x i32> %d) {
; AVX512F-NEXT: kmovw %k0, %eax
; AVX512F-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v8i32:
; AVX512BW: # BB#0:
@@ -310,7 +310,7 @@ define i8 @v8i32(<8 x i32> %a, <8 x i32> %b, <8 x i32> %c, <8 x i32> %d) {
; AVX512BW-NEXT: kmovd %k0, %eax
; AVX512BW-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = icmp sgt <8 x i32> %a, %b
%x1 = icmp sgt <8 x i32> %c, %d
%y = and <8 x i1> %x0, %x1
@@ -331,7 +331,7 @@ define i8 @v8f32(<8 x float> %a, <8 x float> %b, <8 x float> %c, <8 x float> %d)
; SSE2-SSSE3-NEXT: packsswb %xmm0, %xmm6
; SSE2-SSSE3-NEXT: pmovmskb %xmm6, %eax
; SSE2-SSSE3-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX12-LABEL: v8f32:
; AVX12: # BB#0:
@@ -346,7 +346,7 @@ define i8 @v8f32(<8 x float> %a, <8 x float> %b, <8 x float> %c, <8 x float> %d)
; AVX12-NEXT: vpmovmskb %xmm0, %eax
; AVX12-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX12-NEXT: vzeroupper
-; AVX12-NEXT: ret{{[l|q]}}
+; AVX12-NEXT: retq
;
; AVX512F-LABEL: v8f32:
; AVX512F: # BB#0:
@@ -355,7 +355,7 @@ define i8 @v8f32(<8 x float> %a, <8 x float> %b, <8 x float> %c, <8 x float> %d)
; AVX512F-NEXT: kmovw %k0, %eax
; AVX512F-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v8f32:
; AVX512BW: # BB#0:
@@ -364,7 +364,7 @@ define i8 @v8f32(<8 x float> %a, <8 x float> %b, <8 x float> %c, <8 x float> %d)
; AVX512BW-NEXT: kmovd %k0, %eax
; AVX512BW-NEXT: # kill: %AL<def> %AL<kill> %EAX<kill>
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = fcmp ogt <8 x float> %a, %b
%x1 = fcmp ogt <8 x float> %c, %d
%y = and <8 x i1> %x0, %x1
@@ -385,7 +385,7 @@ define i32 @v32i8(<32 x i8> %a, <32 x i8> %b, <32 x i8> %c, <32 x i8> %d) {
; SSE2-SSSE3-NEXT: pmovmskb %xmm5, %eax
; SSE2-SSSE3-NEXT: shll $16, %eax
; SSE2-SSSE3-NEXT: orl %ecx, %eax
-; SSE2-SSSE3-NEXT: ret{{[l|q]}}
+; SSE2-SSSE3-NEXT: retq
;
; AVX1-LABEL: v32i8:
; AVX1: # BB#0:
@@ -404,7 +404,7 @@ define i32 @v32i8(<32 x i8> %a, <32 x i8> %b, <32 x i8> %c, <32 x i8> %d) {
; AVX1-NEXT: shll $16, %eax
; AVX1-NEXT: orl %ecx, %eax
; AVX1-NEXT: vzeroupper
-; AVX1-NEXT: ret{{[l|q]}}
+; AVX1-NEXT: retq
;
; AVX2-LABEL: v32i8:
; AVX2: # BB#0:
@@ -413,7 +413,7 @@ define i32 @v32i8(<32 x i8> %a, <32 x i8> %b, <32 x i8> %c, <32 x i8> %d) {
; AVX2-NEXT: vpand %ymm1, %ymm0, %ymm0
; AVX2-NEXT: vpmovmskb %ymm0, %eax
; AVX2-NEXT: vzeroupper
-; AVX2-NEXT: ret{{[l|q]}}
+; AVX2-NEXT: retq
;
; AVX512F-LABEL: v32i8:
; AVX512F: # BB#0:
@@ -440,7 +440,7 @@ define i32 @v32i8(<32 x i8> %a, <32 x i8> %b, <32 x i8> %c, <32 x i8> %d) {
; AVX512F-NEXT: movq %rbp, %rsp
; AVX512F-NEXT: popq %rbp
; AVX512F-NEXT: vzeroupper
-; AVX512F-NEXT: ret{{[l|q]}}
+; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: v32i8:
; AVX512BW: # BB#0:
@@ -448,7 +448,7 @@ define i32 @v32i8(<32 x i8> %a, <32 x i8> %b, <32 x i8> %c, <32 x i8> %d) {
; AVX512BW-NEXT: vpcmpgtb %ymm3, %ymm2, %k0 {%k1}
; AVX512BW-NEXT: kmovd %k0, %eax
; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: ret{{[l|q]}}
+; AVX512BW-NEXT: retq
%x0 = icmp sgt <32 x i8> %a, %b
%x1 = icmp sgt <32 x i8> %c, %d
%y = and <32 x i1> %x0, %x1
OpenPOWER on IntegriCloud