summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/GlobalISel/ext.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/GlobalISel/ext.ll')
-rw-r--r--llvm/test/CodeGen/X86/GlobalISel/ext.ll64
1 files changed, 64 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/X86/GlobalISel/ext.ll b/llvm/test/CodeGen/X86/GlobalISel/ext.ll
new file mode 100644
index 00000000000..3c032686130
--- /dev/null
+++ b/llvm/test/CodeGen/X86/GlobalISel/ext.ll
@@ -0,0 +1,64 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=x86_64-linux-gnu -global-isel < %s -o - | FileCheck %s --check-prefix=X64
+; RUN: llc -mtriple=i386-linux-gnu -global-isel < %s -o - | FileCheck %s --check-prefix=X32
+
+define i32 @test_zext_i8(i8 %val) {
+; X64-LABEL: test_zext_i8:
+; X64: # BB#0:
+; X64-NEXT: movzbl %dil, %eax
+; X64-NEXT: retq
+;
+; X32-LABEL: test_zext_i8:
+; X32: # BB#0:
+; X32-NEXT: leal 4(%esp), %eax
+; X32-NEXT: movzbl (%eax), %eax
+; X32-NEXT: retl
+ %r = zext i8 %val to i32
+ ret i32 %r
+}
+
+define i32 @test_zext_i16(i16 %val) {
+; X64-LABEL: test_zext_i16:
+; X64: # BB#0:
+; X64-NEXT: movzwl %di, %eax
+; X64-NEXT: retq
+;
+; X32-LABEL: test_zext_i16:
+; X32: # BB#0:
+; X32-NEXT: leal 4(%esp), %eax
+; X32-NEXT: movzwl (%eax), %eax
+; X32-NEXT: retl
+ %r = zext i16 %val to i32
+ ret i32 %r
+}
+
+define i32 @test_sext_i8(i8 %val) {
+; X64-LABEL: test_sext_i8:
+; X64: # BB#0:
+; X64-NEXT: movsbl %dil, %eax
+; X64-NEXT: retq
+;
+; X32-LABEL: test_sext_i8:
+; X32: # BB#0:
+; X32-NEXT: leal 4(%esp), %eax
+; X32-NEXT: movsbl (%eax), %eax
+; X32-NEXT: retl
+ %r = sext i8 %val to i32
+ ret i32 %r
+}
+
+define i32 @test_sext_i16(i16 %val) {
+; X64-LABEL: test_sext_i16:
+; X64: # BB#0:
+; X64-NEXT: movswl %di, %eax
+; X64-NEXT: retq
+;
+; X32-LABEL: test_sext_i16:
+; X32: # BB#0:
+; X32-NEXT: leal 4(%esp), %eax
+; X32-NEXT: movswl (%eax), %eax
+; X32-NEXT: retl
+ %r = sext i16 %val to i32
+ ret i32 %r
+}
+
OpenPOWER on IntegriCloud