summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll')
-rw-r--r--llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll b/llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll
index d9effc92fa9..d73f95eda00 100644
--- a/llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll
+++ b/llvm/test/CodeGen/X86/2012-12-06-python27-miscompile.ll
@@ -12,9 +12,9 @@ target triple = "x86_64-apple-macosx10.8.0"
;CHECK: ret
define i32 @foo (i64* %so) nounwind uwtable ssp {
entry:
- %used = getelementptr inbounds i64* %so, i32 3
+ %used = getelementptr inbounds i64, i64* %so, i32 3
store i64 0, i64* %used, align 8
- %fill = getelementptr inbounds i64* %so, i32 2
+ %fill = getelementptr inbounds i64, i64* %so, i32 2
%L = load i64* %fill, align 8
store i64 0, i64* %fill, align 8
%cmp28 = icmp sgt i64 %L, 0
OpenPOWER on IntegriCloud