summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Thumb2/mve-pred-not.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/Thumb2/mve-pred-not.ll')
-rw-r--r--llvm/test/CodeGen/Thumb2/mve-pred-not.ll28
1 files changed, 12 insertions, 16 deletions
diff --git a/llvm/test/CodeGen/Thumb2/mve-pred-not.ll b/llvm/test/CodeGen/Thumb2/mve-pred-not.ll
index 0b950ad62df..32b3b807e45 100644
--- a/llvm/test/CodeGen/Thumb2/mve-pred-not.ll
+++ b/llvm/test/CodeGen/Thumb2/mve-pred-not.ll
@@ -327,18 +327,16 @@ define arm_aapcs_vfpcc <2 x i64> @cmpeqz_v2i1(<2 x i64> %a, <2 x i64> %b) {
; CHECK-NEXT: vmov r1, s0
; CHECK-NEXT: orrs r0, r1
; CHECK-NEXT: vmov r1, s2
-; CHECK-NEXT: clz r0, r0
-; CHECK-NEXT: lsrs r0, r0, #5
-; CHECK-NEXT: it ne
-; CHECK-NEXT: movne.w r0, #-1
+; CHECK-NEXT: csinc r0, zr, zr, ne
+; CHECK-NEXT: tst.w r0, #1
+; CHECK-NEXT: csinv r0, zr, zr, eq
; CHECK-NEXT: vmov.32 q2[0], r0
; CHECK-NEXT: vmov.32 q2[1], r0
; CHECK-NEXT: vmov r0, s3
; CHECK-NEXT: orrs r0, r1
-; CHECK-NEXT: clz r0, r0
-; CHECK-NEXT: lsrs r0, r0, #5
-; CHECK-NEXT: it ne
-; CHECK-NEXT: movne.w r0, #-1
+; CHECK-NEXT: csinc r0, zr, zr, ne
+; CHECK-NEXT: tst.w r0, #1
+; CHECK-NEXT: csinv r0, zr, zr, eq
; CHECK-NEXT: vmov.32 q2[2], r0
; CHECK-NEXT: vmov.32 q2[3], r0
; CHECK-NEXT: vbic q0, q0, q2
@@ -359,18 +357,16 @@ define arm_aapcs_vfpcc <2 x i64> @cmpeq_v2i1(<2 x i64> %a, <2 x i64> %b, <2 x i6
; CHECK-NEXT: vmov r1, s0
; CHECK-NEXT: orrs r0, r1
; CHECK-NEXT: vmov r1, s2
-; CHECK-NEXT: clz r0, r0
-; CHECK-NEXT: lsrs r0, r0, #5
-; CHECK-NEXT: it ne
-; CHECK-NEXT: movne.w r0, #-1
+; CHECK-NEXT: csinc r0, zr, zr, ne
+; CHECK-NEXT: tst.w r0, #1
+; CHECK-NEXT: csinv r0, zr, zr, eq
; CHECK-NEXT: vmov.32 q2[0], r0
; CHECK-NEXT: vmov.32 q2[1], r0
; CHECK-NEXT: vmov r0, s3
; CHECK-NEXT: orrs r0, r1
-; CHECK-NEXT: clz r0, r0
-; CHECK-NEXT: lsrs r0, r0, #5
-; CHECK-NEXT: it ne
-; CHECK-NEXT: movne.w r0, #-1
+; CHECK-NEXT: csinc r0, zr, zr, ne
+; CHECK-NEXT: tst.w r0, #1
+; CHECK-NEXT: csinv r0, zr, zr, eq
; CHECK-NEXT: vmov.32 q2[2], r0
; CHECK-NEXT: vmov.32 q2[3], r0
; CHECK-NEXT: vbic q0, q0, q2
OpenPOWER on IntegriCloud