summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll')
-rw-r--r--llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll b/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
index 7c4bbcdaa1e..12c7796995a 100644
--- a/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
+++ b/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
@@ -45,10 +45,10 @@ define i32 @test_zext_i16() nounwind {
; RV32I-LABEL: test_zext_i16:
; RV32I: # %bb.0: # %entry
; RV32I-NEXT: lui a0, %hi(shorts)
-; RV32I-NEXT: lhu a1, %lo(shorts)(a0)
-; RV32I-NEXT: lui a2, 16
-; RV32I-NEXT: addi a2, a2, -120
-; RV32I-NEXT: bne a1, a2, .LBB1_3
+; RV32I-NEXT: lui a1, 16
+; RV32I-NEXT: addi a1, a1, -120
+; RV32I-NEXT: lhu a2, %lo(shorts)(a0)
+; RV32I-NEXT: bne a2, a1, .LBB1_3
; RV32I-NEXT: # %bb.1: # %entry
; RV32I-NEXT: addi a0, a0, %lo(shorts)
; RV32I-NEXT: lhu a0, 2(a0)
OpenPOWER on IntegriCloud