summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/float-br-fcmp.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/RISCV/float-br-fcmp.ll')
-rw-r--r--llvm/test/CodeGen/RISCV/float-br-fcmp.ll32
1 files changed, 16 insertions, 16 deletions
diff --git a/llvm/test/CodeGen/RISCV/float-br-fcmp.ll b/llvm/test/CodeGen/RISCV/float-br-fcmp.ll
index 425da738316..a1e5b32eeaf 100644
--- a/llvm/test/CodeGen/RISCV/float-br-fcmp.ll
+++ b/llvm/test/CodeGen/RISCV/float-br-fcmp.ll
@@ -337,11 +337,11 @@ define void @br_fcmp_ord(float %a, float %b) nounwind {
; RV32IF: # %bb.0:
; RV32IF-NEXT: addi sp, sp, -16
; RV32IF-NEXT: sw ra, 12(sp)
-; RV32IF-NEXT: fmv.w.x ft0, a1
-; RV32IF-NEXT: feq.s a1, ft0, ft0
; RV32IF-NEXT: fmv.w.x ft0, a0
-; RV32IF-NEXT: feq.s a0, ft0, ft0
-; RV32IF-NEXT: and a0, a0, a1
+; RV32IF-NEXT: fmv.w.x ft1, a1
+; RV32IF-NEXT: feq.s a0, ft1, ft1
+; RV32IF-NEXT: feq.s a1, ft0, ft0
+; RV32IF-NEXT: and a0, a1, a0
; RV32IF-NEXT: bnez a0, .LBB8_2
; RV32IF-NEXT: # %bb.1: # %if.else
; RV32IF-NEXT: lw ra, 12(sp)
@@ -354,11 +354,11 @@ define void @br_fcmp_ord(float %a, float %b) nounwind {
; RV64IF: # %bb.0:
; RV64IF-NEXT: addi sp, sp, -16
; RV64IF-NEXT: sd ra, 8(sp)
-; RV64IF-NEXT: fmv.w.x ft0, a1
-; RV64IF-NEXT: feq.s a1, ft0, ft0
; RV64IF-NEXT: fmv.w.x ft0, a0
-; RV64IF-NEXT: feq.s a0, ft0, ft0
-; RV64IF-NEXT: and a0, a0, a1
+; RV64IF-NEXT: fmv.w.x ft1, a1
+; RV64IF-NEXT: feq.s a0, ft1, ft1
+; RV64IF-NEXT: feq.s a1, ft0, ft0
+; RV64IF-NEXT: and a0, a1, a0
; RV64IF-NEXT: bnez a0, .LBB8_2
; RV64IF-NEXT: # %bb.1: # %if.else
; RV64IF-NEXT: ld ra, 8(sp)
@@ -635,11 +635,11 @@ define void @br_fcmp_uno(float %a, float %b) nounwind {
; RV32IF: # %bb.0:
; RV32IF-NEXT: addi sp, sp, -16
; RV32IF-NEXT: sw ra, 12(sp)
-; RV32IF-NEXT: fmv.w.x ft0, a1
-; RV32IF-NEXT: feq.s a1, ft0, ft0
; RV32IF-NEXT: fmv.w.x ft0, a0
-; RV32IF-NEXT: feq.s a0, ft0, ft0
-; RV32IF-NEXT: and a0, a0, a1
+; RV32IF-NEXT: fmv.w.x ft1, a1
+; RV32IF-NEXT: feq.s a0, ft1, ft1
+; RV32IF-NEXT: feq.s a1, ft0, ft0
+; RV32IF-NEXT: and a0, a1, a0
; RV32IF-NEXT: seqz a0, a0
; RV32IF-NEXT: bnez a0, .LBB15_2
; RV32IF-NEXT: # %bb.1: # %if.else
@@ -653,11 +653,11 @@ define void @br_fcmp_uno(float %a, float %b) nounwind {
; RV64IF: # %bb.0:
; RV64IF-NEXT: addi sp, sp, -16
; RV64IF-NEXT: sd ra, 8(sp)
-; RV64IF-NEXT: fmv.w.x ft0, a1
-; RV64IF-NEXT: feq.s a1, ft0, ft0
; RV64IF-NEXT: fmv.w.x ft0, a0
-; RV64IF-NEXT: feq.s a0, ft0, ft0
-; RV64IF-NEXT: and a0, a0, a1
+; RV64IF-NEXT: fmv.w.x ft1, a1
+; RV64IF-NEXT: feq.s a0, ft1, ft1
+; RV64IF-NEXT: feq.s a1, ft0, ft0
+; RV64IF-NEXT: and a0, a1, a0
; RV64IF-NEXT: seqz a0, a0
; RV64IF-NEXT: bnez a0, .LBB15_2
; RV64IF-NEXT: # %bb.1: # %if.else
OpenPOWER on IntegriCloud