summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir')
-rw-r--r--llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir20
1 files changed, 10 insertions, 10 deletions
diff --git a/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir b/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
index 4d8b24608b7..b1e96779c3f 100644
--- a/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
+++ b/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
@@ -19,16 +19,16 @@ registers:
- { id: 1, class: gr8 }
body: |
bb.0.entry:
- liveins: %edi, %eax
+ liveins: $edi, $eax
; CHECK-LABEL: name: t
- ; CHECK: liveins: %edi, %eax
- ; CHECK: [[INSERT_SUBREG:%[0-9]+]]:gr32 = INSERT_SUBREG %edi, %al, %subreg.sub_8bit
- ; CHECK: [[EXTRACT_SUBREG:%[0-9]+]]:gr8 = EXTRACT_SUBREG %eax, %subreg.sub_8bit_hi
- ; CHECK: %ax = REG_SEQUENCE [[EXTRACT_SUBREG]], %subreg.sub_8bit, [[EXTRACT_SUBREG]], %subreg.sub_8bit_hi
- ; CHECK: RETQ %ax
- %0 = INSERT_SUBREG %edi, %al, %subreg.sub_8bit
- %1 = EXTRACT_SUBREG %eax, %subreg.sub_8bit_hi
- %ax = REG_SEQUENCE %1, %subreg.sub_8bit, %1, %subreg.sub_8bit_hi
- RETQ %ax
+ ; CHECK: liveins: $edi, $eax
+ ; CHECK: [[INSERT_SUBREG:%[0-9]+]]:gr32 = INSERT_SUBREG $edi, $al, %subreg.sub_8bit
+ ; CHECK: [[EXTRACT_SUBREG:%[0-9]+]]:gr8 = EXTRACT_SUBREG $eax, %subreg.sub_8bit_hi
+ ; CHECK: $ax = REG_SEQUENCE [[EXTRACT_SUBREG]], %subreg.sub_8bit, [[EXTRACT_SUBREG]], %subreg.sub_8bit_hi
+ ; CHECK: RETQ $ax
+ %0 = INSERT_SUBREG $edi, $al, %subreg.sub_8bit
+ %1 = EXTRACT_SUBREG $eax, %subreg.sub_8bit_hi
+ $ax = REG_SEQUENCE %1, %subreg.sub_8bit, %1, %subreg.sub_8bit_hi
+ RETQ $ax
...
OpenPOWER on IntegriCloud