summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/memop-bit18.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/Hexagon/memop-bit18.ll')
-rw-r--r--llvm/test/CodeGen/Hexagon/memop-bit18.ll20
1 files changed, 20 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/Hexagon/memop-bit18.ll b/llvm/test/CodeGen/Hexagon/memop-bit18.ll
new file mode 100644
index 00000000000..469aa52da7d
--- /dev/null
+++ b/llvm/test/CodeGen/Hexagon/memop-bit18.ll
@@ -0,0 +1,20 @@
+; RUN: llc -march=hexagon < %s | FileCheck %s
+
+target triple = "hexagon"
+
+; CHECK-LABEL: f0:
+; CHECK: memw({{.*}}) = clrbit(#18)
+define void @f0(i32* nocapture %a0) #0 {
+b0:
+ %v0 = load i32, i32* %a0, align 4, !tbaa !0
+ %v1 = and i32 %v0, -262145
+ store i32 %v1, i32* %a0, align 4, !tbaa !0
+ ret void
+}
+
+attributes #0 = { norecurse nounwind "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-length64b" }
+
+!0 = !{!1, !1, i64 0}
+!1 = !{!"int", !2, i64 0}
+!2 = !{!"omnipotent char", !3, i64 0}
+!3 = !{!"Simple C/C++ TBAA"}
OpenPOWER on IntegriCloud