summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/ARM')
-rw-r--r--llvm/test/CodeGen/ARM/shift-combine.ll106
1 files changed, 4 insertions, 102 deletions
diff --git a/llvm/test/CodeGen/ARM/shift-combine.ll b/llvm/test/CodeGen/ARM/shift-combine.ll
index f1962a6c79f..f6892f36a43 100644
--- a/llvm/test/CodeGen/ARM/shift-combine.ll
+++ b/llvm/test/CodeGen/ARM/shift-combine.ll
@@ -217,127 +217,29 @@ entry:
ret i32 %conv
}
-; CHECK-LABEL: test_shift7_mask8
-; CHECK-BE: ldr r1, [r0]
-; CHECK-COMMON: ldr r1, [r0]
-; CHECK-COMMON: ubfx r1, r1, #7, #8
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift7_mask8(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 7
- %and = and i32 %shl, 255
- store i32 %and, i32* %p, align 4
- ret void
-}
-
; CHECK-LABEL: test_shift8_mask8
-; CHECK-BE: ldrb r1, [r0, #2]
-; CHECK-COMMON: ldrb r1, [r0, #1]
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift8_mask8(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 8
- %and = and i32 %shl, 255
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift8_mask7
; CHECK-BE: ldr r1, [r0]
; CHECK-COMMON: ldr r1, [r0]
-; CHECK-COMMON: ubfx r1, r1, #8, #7
+; CHECK-COMMON: ubfx r1, r1, #8, #8
; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift8_mask7(i32* nocapture %p) {
+define arm_aapcscc void @test_shift8_mask8(i32* nocapture %p) {
entry:
%0 = load i32, i32* %p, align 4
%shl = lshr i32 %0, 8
- %and = and i32 %shl, 127
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift9_mask8
-; CHECK-BE: ldr r1, [r0]
-; CHECK-COMMON: ldr r1, [r0]
-; CHECK-COMMON: ubfx r1, r1, #9, #8
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift9_mask8(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 9
%and = and i32 %shl, 255
store i32 %and, i32* %p, align 4
ret void
}
; CHECK-LABEL: test_shift8_mask16
-; CHECK-ALIGN: ldr r1, [r0]
-; CHECK-ALIGN: ubfx r1, r1, #8, #16
-; CHECK-BE: ldrh r1, [r0, #1]
-; CHECK-ARM: ldrh r1, [r0, #1]
-; CHECK-THUMB: ldrh.w r1, [r0, #1]
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift8_mask16(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 8
- %and = and i32 %shl, 65535
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift15_mask16
-; CHECK-COMMON: ldr r1, [r0]
-; CHECK-COMMON: ubfx r1, r1, #15, #16
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift15_mask16(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 15
- %and = and i32 %shl, 65535
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift16_mask15
-; CHECK-BE: ldrh r1, [r0]
-; CHECK-COMMON: ldrh r1, [r0, #2]
-; CHECK-COMMON: bfc r1, #15, #17
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift16_mask15(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 16
- %and = and i32 %shl, 32767
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift8_mask24
; CHECK-BE: ldr r1, [r0]
; CHECK-COMMON: ldr r1, [r0]
-; CHECK-ARM: lsr r1, r1, #8
-; CHECK-THUMB: lsrs r1, r1, #8
+; CHECK-COMMON: ubfx r1, r1, #8, #16
; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift8_mask24(i32* nocapture %p) {
+define arm_aapcscc void @test_shift8_mask16(i32* nocapture %p) {
entry:
%0 = load i32, i32* %p, align 4
%shl = lshr i32 %0, 8
- %and = and i32 %shl, 16777215
- store i32 %and, i32* %p, align 4
- ret void
-}
-
-; CHECK-LABEL: test_shift24_mask16
-; CHECK-BE: ldrb r1, [r0]
-; CHECK-COMMON: ldrb r1, [r0, #3]
-; CHECK-COMMON: str r1, [r0]
-define arm_aapcscc void @test_shift24_mask16(i32* nocapture %p) {
-entry:
- %0 = load i32, i32* %p, align 4
- %shl = lshr i32 %0, 24
%and = and i32 %shl, 65535
store i32 %and, i32* %p, align 4
ret void
OpenPOWER on IntegriCloud