summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll')
-rw-r--r--llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll17
1 files changed, 17 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll b/llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll
new file mode 100644
index 00000000000..fe0c6fedddb
--- /dev/null
+++ b/llvm/test/CodeGen/ARM64/simd-scalar-to-vector.ll
@@ -0,0 +1,17 @@
+; RUN: llc < %s -march=arm64 -arm64-neon-syntax=apple | FileCheck %s
+
+define <16 x i8> @foo(<16 x i8> %a) nounwind optsize readnone ssp {
+; CHECK: uaddlv.16b h0, v0
+; CHECK: rshrn.8b v0, v0, #4
+; CHECK: dup.16b v0, v0[0]
+; CHECK: ret
+ %tmp = tail call i32 @llvm.arm64.neon.uaddlv.i32.v16i8(<16 x i8> %a) nounwind
+ %tmp1 = trunc i32 %tmp to i16
+ %tmp2 = insertelement <8 x i16> undef, i16 %tmp1, i32 0
+ %tmp3 = tail call <8 x i8> @llvm.arm64.neon.rshrn.v8i8(<8 x i16> %tmp2, i32 4)
+ %tmp4 = shufflevector <8 x i8> %tmp3, <8 x i8> undef, <16 x i32> zeroinitializer
+ ret <16 x i8> %tmp4
+}
+
+declare <8 x i8> @llvm.arm64.neon.rshrn.v8i8(<8 x i16>, i32) nounwind readnone
+declare i32 @llvm.arm64.neon.uaddlv.i32.v16i8(<16 x i8>) nounwind readnone
OpenPOWER on IntegriCloud