summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/usub_sat_plus.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/ARM/usub_sat_plus.ll')
-rw-r--r--llvm/test/CodeGen/ARM/usub_sat_plus.ll116
1 files changed, 59 insertions, 57 deletions
diff --git a/llvm/test/CodeGen/ARM/usub_sat_plus.ll b/llvm/test/CodeGen/ARM/usub_sat_plus.ll
index dc1e6e578de..0db6c7a8269 100644
--- a/llvm/test/CodeGen/ARM/usub_sat_plus.ll
+++ b/llvm/test/CodeGen/ARM/usub_sat_plus.ll
@@ -104,35 +104,35 @@ define zeroext i16 @func16(i16 zeroext %x, i16 zeroext %y, i16 zeroext %z) nounw
; CHECK-T1-LABEL: func16:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #16
-; CHECK-T1-NEXT: lsls r0, r0, #16
-; CHECK-T1-NEXT: subs r0, r0, r1
-; CHECK-T1-NEXT: bhs .LBB2_2
+; CHECK-T1-NEXT: uxth r2, r1
+; CHECK-T1-NEXT: cmp r0, r2
+; CHECK-T1-NEXT: bhi .LBB2_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
+; CHECK-T1-NEXT: mov r0, r2
; CHECK-T1-NEXT: .LBB2_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #16
+; CHECK-T1-NEXT: subs r0, r0, r1
+; CHECK-T1-NEXT: uxth r0, r0
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func16:
; CHECK-T2: @ %bb.0:
-; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r0, r0, #16
-; CHECK-T2-NEXT: sub.w r2, r0, r1, lsl #16
-; CHECK-T2-NEXT: cmp.w r0, r1, lsl #16
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo r2, #0
-; CHECK-T2-NEXT: lsrs r0, r2, #16
+; CHECK-T2-NEXT: mul r3, r1, r2
+; CHECK-T2-NEXT: uxth r3, r3
+; CHECK-T2-NEXT: cmp r0, r3
+; CHECK-T2-NEXT: it hi
+; CHECK-T2-NEXT: movhi r3, r0
+; CHECK-T2-NEXT: mls r0, r1, r2, r3
+; CHECK-T2-NEXT: uxth r0, r0
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func16:
; CHECK-ARM: @ %bb.0:
-; CHECK-ARM-NEXT: mul r1, r1, r2
-; CHECK-ARM-NEXT: lsl r0, r0, #16
-; CHECK-ARM-NEXT: sub r2, r0, r1, lsl #16
-; CHECK-ARM-NEXT: cmp r0, r1, lsl #16
-; CHECK-ARM-NEXT: movlo r2, #0
-; CHECK-ARM-NEXT: lsr r0, r2, #16
+; CHECK-ARM-NEXT: mul r3, r1, r2
+; CHECK-ARM-NEXT: uxth r3, r3
+; CHECK-ARM-NEXT: cmp r0, r3
+; CHECK-ARM-NEXT: movhi r3, r0
+; CHECK-ARM-NEXT: mls r0, r1, r2, r3
+; CHECK-ARM-NEXT: uxth r0, r0
; CHECK-ARM-NEXT: bx lr
%a = mul i16 %y, %z
%tmp = call i16 @llvm.usub.sat.i16(i16 %x, i16 %a)
@@ -143,35 +143,35 @@ define zeroext i8 @func8(i8 zeroext %x, i8 zeroext %y, i8 zeroext %z) nounwind {
; CHECK-T1-LABEL: func8:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #24
-; CHECK-T1-NEXT: lsls r0, r0, #24
-; CHECK-T1-NEXT: subs r0, r0, r1
-; CHECK-T1-NEXT: bhs .LBB3_2
+; CHECK-T1-NEXT: uxtb r2, r1
+; CHECK-T1-NEXT: cmp r0, r2
+; CHECK-T1-NEXT: bhi .LBB3_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
+; CHECK-T1-NEXT: mov r0, r2
; CHECK-T1-NEXT: .LBB3_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #24
+; CHECK-T1-NEXT: subs r0, r0, r1
+; CHECK-T1-NEXT: uxtb r0, r0
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func8:
; CHECK-T2: @ %bb.0:
-; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r0, r0, #24
-; CHECK-T2-NEXT: sub.w r2, r0, r1, lsl #24
-; CHECK-T2-NEXT: cmp.w r0, r1, lsl #24
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo r2, #0
-; CHECK-T2-NEXT: lsrs r0, r2, #24
+; CHECK-T2-NEXT: mul r3, r1, r2
+; CHECK-T2-NEXT: uxtb r3, r3
+; CHECK-T2-NEXT: cmp r0, r3
+; CHECK-T2-NEXT: it hi
+; CHECK-T2-NEXT: movhi r3, r0
+; CHECK-T2-NEXT: mls r0, r1, r2, r3
+; CHECK-T2-NEXT: uxtb r0, r0
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func8:
; CHECK-ARM: @ %bb.0:
-; CHECK-ARM-NEXT: smulbb r1, r1, r2
-; CHECK-ARM-NEXT: lsl r0, r0, #24
-; CHECK-ARM-NEXT: sub r2, r0, r1, lsl #24
-; CHECK-ARM-NEXT: cmp r0, r1, lsl #24
-; CHECK-ARM-NEXT: movlo r2, #0
-; CHECK-ARM-NEXT: lsr r0, r2, #24
+; CHECK-ARM-NEXT: smulbb r3, r1, r2
+; CHECK-ARM-NEXT: uxtb r3, r3
+; CHECK-ARM-NEXT: cmp r0, r3
+; CHECK-ARM-NEXT: movhi r3, r0
+; CHECK-ARM-NEXT: mls r0, r1, r2, r3
+; CHECK-ARM-NEXT: uxtb r0, r0
; CHECK-ARM-NEXT: bx lr
%a = mul i8 %y, %z
%tmp = call i8 @llvm.usub.sat.i8(i8 %x, i8 %a)
@@ -182,35 +182,37 @@ define zeroext i4 @func4(i4 zeroext %x, i4 zeroext %y, i4 zeroext %z) nounwind {
; CHECK-T1-LABEL: func4:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #28
-; CHECK-T1-NEXT: lsls r0, r0, #28
-; CHECK-T1-NEXT: subs r0, r0, r1
-; CHECK-T1-NEXT: bhs .LBB4_2
+; CHECK-T1-NEXT: movs r2, #15
+; CHECK-T1-NEXT: mov r3, r1
+; CHECK-T1-NEXT: ands r3, r2
+; CHECK-T1-NEXT: cmp r0, r3
+; CHECK-T1-NEXT: bhi .LBB4_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
+; CHECK-T1-NEXT: mov r0, r3
; CHECK-T1-NEXT: .LBB4_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #28
+; CHECK-T1-NEXT: subs r0, r0, r1
+; CHECK-T1-NEXT: ands r0, r2
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func4:
; CHECK-T2: @ %bb.0:
-; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r0, r0, #28
-; CHECK-T2-NEXT: sub.w r2, r0, r1, lsl #28
-; CHECK-T2-NEXT: cmp.w r0, r1, lsl #28
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo r2, #0
-; CHECK-T2-NEXT: lsrs r0, r2, #28
+; CHECK-T2-NEXT: mul r3, r1, r2
+; CHECK-T2-NEXT: and r3, r3, #15
+; CHECK-T2-NEXT: cmp r0, r3
+; CHECK-T2-NEXT: it hi
+; CHECK-T2-NEXT: movhi r3, r0
+; CHECK-T2-NEXT: mls r0, r1, r2, r3
+; CHECK-T2-NEXT: and r0, r0, #15
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func4:
; CHECK-ARM: @ %bb.0:
-; CHECK-ARM-NEXT: smulbb r1, r1, r2
-; CHECK-ARM-NEXT: lsl r0, r0, #28
-; CHECK-ARM-NEXT: sub r2, r0, r1, lsl #28
-; CHECK-ARM-NEXT: cmp r0, r1, lsl #28
-; CHECK-ARM-NEXT: movlo r2, #0
-; CHECK-ARM-NEXT: lsr r0, r2, #28
+; CHECK-ARM-NEXT: smulbb r3, r1, r2
+; CHECK-ARM-NEXT: and r3, r3, #15
+; CHECK-ARM-NEXT: cmp r0, r3
+; CHECK-ARM-NEXT: movhi r3, r0
+; CHECK-ARM-NEXT: mls r0, r1, r2, r3
+; CHECK-ARM-NEXT: and r0, r0, #15
; CHECK-ARM-NEXT: bx lr
%a = mul i4 %y, %z
%tmp = call i4 @llvm.usub.sat.i4(i4 %x, i4 %a)
OpenPOWER on IntegriCloud