summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/uadd_sat_plus.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/ARM/uadd_sat_plus.ll')
-rw-r--r--llvm/test/CodeGen/ARM/uadd_sat_plus.ll125
1 files changed, 69 insertions, 56 deletions
diff --git a/llvm/test/CodeGen/ARM/uadd_sat_plus.ll b/llvm/test/CodeGen/ARM/uadd_sat_plus.ll
index 64f7c0d9ade..3ebdafa49d9 100644
--- a/llvm/test/CodeGen/ARM/uadd_sat_plus.ll
+++ b/llvm/test/CodeGen/ARM/uadd_sat_plus.ll
@@ -102,36 +102,48 @@ define zeroext i16 @func16(i16 zeroext %x, i16 zeroext %y, i16 zeroext %z) nounw
; CHECK-T1-LABEL: func16:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #16
-; CHECK-T1-NEXT: lsls r0, r0, #16
+; CHECK-T1-NEXT: uxth r1, r1
; CHECK-T1-NEXT: adds r0, r0, r1
+; CHECK-T1-NEXT: ldr r1, .LCPI2_0
+; CHECK-T1-NEXT: cmp r0, r1
; CHECK-T1-NEXT: blo .LBB2_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
-; CHECK-T1-NEXT: mvns r0, r0
+; CHECK-T1-NEXT: mov r0, r1
; CHECK-T1-NEXT: .LBB2_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #16
; CHECK-T1-NEXT: bx lr
+; CHECK-T1-NEXT: .p2align 2
+; CHECK-T1-NEXT: @ %bb.3:
+; CHECK-T1-NEXT: .LCPI2_0:
+; CHECK-T1-NEXT: .long 65535 @ 0xffff
;
-; CHECK-T2-LABEL: func16:
-; CHECK-T2: @ %bb.0:
-; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r2, r0, #16
-; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #16
-; CHECK-T2-NEXT: cmp.w r1, r0, lsl #16
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo.w r1, #-1
-; CHECK-T2-NEXT: lsrs r0, r1, #16
-; CHECK-T2-NEXT: bx lr
+; CHECK-T2NODSP-LABEL: func16:
+; CHECK-T2NODSP: @ %bb.0:
+; CHECK-T2NODSP-NEXT: muls r1, r2, r1
+; CHECK-T2NODSP-NEXT: uxth r1, r1
+; CHECK-T2NODSP-NEXT: add r1, r0
+; CHECK-T2NODSP-NEXT: movw r0, #65535
+; CHECK-T2NODSP-NEXT: cmp r1, r0
+; CHECK-T2NODSP-NEXT: it lo
+; CHECK-T2NODSP-NEXT: movlo r0, r1
+; CHECK-T2NODSP-NEXT: bx lr
+;
+; CHECK-T2DSP-LABEL: func16:
+; CHECK-T2DSP: @ %bb.0:
+; CHECK-T2DSP-NEXT: muls r1, r2, r1
+; CHECK-T2DSP-NEXT: uxtah r1, r0, r1
+; CHECK-T2DSP-NEXT: movw r0, #65535
+; CHECK-T2DSP-NEXT: cmp r1, r0
+; CHECK-T2DSP-NEXT: it lo
+; CHECK-T2DSP-NEXT: movlo r0, r1
+; CHECK-T2DSP-NEXT: bx lr
;
; CHECK-ARM-LABEL: func16:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: mul r1, r1, r2
-; CHECK-ARM-NEXT: lsl r2, r0, #16
-; CHECK-ARM-NEXT: add r1, r2, r1, lsl #16
-; CHECK-ARM-NEXT: cmp r1, r0, lsl #16
-; CHECK-ARM-NEXT: mvnlo r1, #0
-; CHECK-ARM-NEXT: lsr r0, r1, #16
+; CHECK-ARM-NEXT: uxtah r1, r0, r1
+; CHECK-ARM-NEXT: movw r0, #65535
+; CHECK-ARM-NEXT: cmp r1, r0
+; CHECK-ARM-NEXT: movlo r0, r1
; CHECK-ARM-NEXT: bx lr
%a = mul i16 %y, %z
%tmp = call i16 @llvm.uadd.sat.i16(i16 %x, i16 %a)
@@ -142,36 +154,40 @@ define zeroext i8 @func8(i8 zeroext %x, i8 zeroext %y, i8 zeroext %z) nounwind {
; CHECK-T1-LABEL: func8:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #24
-; CHECK-T1-NEXT: lsls r0, r0, #24
+; CHECK-T1-NEXT: uxtb r1, r1
; CHECK-T1-NEXT: adds r0, r0, r1
+; CHECK-T1-NEXT: cmp r0, #255
; CHECK-T1-NEXT: blo .LBB3_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
-; CHECK-T1-NEXT: mvns r0, r0
+; CHECK-T1-NEXT: movs r0, #255
; CHECK-T1-NEXT: .LBB3_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #24
; CHECK-T1-NEXT: bx lr
;
-; CHECK-T2-LABEL: func8:
-; CHECK-T2: @ %bb.0:
-; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r2, r0, #24
-; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #24
-; CHECK-T2-NEXT: cmp.w r1, r0, lsl #24
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo.w r1, #-1
-; CHECK-T2-NEXT: lsrs r0, r1, #24
-; CHECK-T2-NEXT: bx lr
+; CHECK-T2NODSP-LABEL: func8:
+; CHECK-T2NODSP: @ %bb.0:
+; CHECK-T2NODSP-NEXT: muls r1, r2, r1
+; CHECK-T2NODSP-NEXT: uxtb r1, r1
+; CHECK-T2NODSP-NEXT: add r0, r1
+; CHECK-T2NODSP-NEXT: cmp r0, #255
+; CHECK-T2NODSP-NEXT: it hs
+; CHECK-T2NODSP-NEXT: movhs r0, #255
+; CHECK-T2NODSP-NEXT: bx lr
+;
+; CHECK-T2DSP-LABEL: func8:
+; CHECK-T2DSP: @ %bb.0:
+; CHECK-T2DSP-NEXT: muls r1, r2, r1
+; CHECK-T2DSP-NEXT: uxtab r0, r0, r1
+; CHECK-T2DSP-NEXT: cmp r0, #255
+; CHECK-T2DSP-NEXT: it hs
+; CHECK-T2DSP-NEXT: movhs r0, #255
+; CHECK-T2DSP-NEXT: bx lr
;
; CHECK-ARM-LABEL: func8:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: smulbb r1, r1, r2
-; CHECK-ARM-NEXT: lsl r2, r0, #24
-; CHECK-ARM-NEXT: add r1, r2, r1, lsl #24
-; CHECK-ARM-NEXT: cmp r1, r0, lsl #24
-; CHECK-ARM-NEXT: mvnlo r1, #0
-; CHECK-ARM-NEXT: lsr r0, r1, #24
+; CHECK-ARM-NEXT: uxtab r0, r0, r1
+; CHECK-ARM-NEXT: cmp r0, #255
+; CHECK-ARM-NEXT: movhs r0, #255
; CHECK-ARM-NEXT: bx lr
%a = mul i8 %y, %z
%tmp = call i8 @llvm.uadd.sat.i8(i8 %x, i8 %a)
@@ -182,36 +198,33 @@ define zeroext i4 @func4(i4 zeroext %x, i4 zeroext %y, i4 zeroext %z) nounwind {
; CHECK-T1-LABEL: func4:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: muls r1, r2, r1
-; CHECK-T1-NEXT: lsls r1, r1, #28
-; CHECK-T1-NEXT: lsls r0, r0, #28
+; CHECK-T1-NEXT: movs r2, #15
+; CHECK-T1-NEXT: ands r1, r2
; CHECK-T1-NEXT: adds r0, r0, r1
+; CHECK-T1-NEXT: cmp r0, #15
; CHECK-T1-NEXT: blo .LBB4_2
; CHECK-T1-NEXT: @ %bb.1:
-; CHECK-T1-NEXT: movs r0, #0
-; CHECK-T1-NEXT: mvns r0, r0
+; CHECK-T1-NEXT: mov r0, r2
; CHECK-T1-NEXT: .LBB4_2:
-; CHECK-T1-NEXT: lsrs r0, r0, #28
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func4:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: muls r1, r2, r1
-; CHECK-T2-NEXT: lsls r2, r0, #28
-; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #28
-; CHECK-T2-NEXT: cmp.w r1, r0, lsl #28
-; CHECK-T2-NEXT: it lo
-; CHECK-T2-NEXT: movlo.w r1, #-1
-; CHECK-T2-NEXT: lsrs r0, r1, #28
+; CHECK-T2-NEXT: and r1, r1, #15
+; CHECK-T2-NEXT: add r0, r1
+; CHECK-T2-NEXT: cmp r0, #15
+; CHECK-T2-NEXT: it hs
+; CHECK-T2-NEXT: movhs r0, #15
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func4:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: smulbb r1, r1, r2
-; CHECK-ARM-NEXT: lsl r2, r0, #28
-; CHECK-ARM-NEXT: add r1, r2, r1, lsl #28
-; CHECK-ARM-NEXT: cmp r1, r0, lsl #28
-; CHECK-ARM-NEXT: mvnlo r1, #0
-; CHECK-ARM-NEXT: lsr r0, r1, #28
+; CHECK-ARM-NEXT: and r1, r1, #15
+; CHECK-ARM-NEXT: add r0, r0, r1
+; CHECK-ARM-NEXT: cmp r0, #15
+; CHECK-ARM-NEXT: movhs r0, #15
; CHECK-ARM-NEXT: bx lr
%a = mul i4 %y, %z
%tmp = call i4 @llvm.uadd.sat.i4(i4 %x, i4 %a)
OpenPOWER on IntegriCloud