summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll')
-rw-r--r--llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll9
1 files changed, 2 insertions, 7 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll b/llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll
index 4e52a5f80d8..6eb1fc1d0cc 100644
--- a/llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll
+++ b/llvm/test/CodeGen/AMDGPU/enable-no-signed-zeros-fp-math.ll
@@ -2,8 +2,6 @@
; RUN: llc -march=amdgcn -enable-no-signed-zeros-fp-math=1 < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-UNSAFE %s
; RUN: llc -march=amdgcn -enable-unsafe-fp-math < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-UNSAFE %s
-declare i32 @llvm.amdgcn.workitem.id.x() nounwind readnone
-
; Test that the -enable-no-signed-zeros-fp-math flag works
; GCN-LABEL: {{^}}fneg_fsub_f32:
@@ -12,11 +10,8 @@ declare i32 @llvm.amdgcn.workitem.id.x() nounwind readnone
; GCN-UNSAFE-NOT: xor
define amdgpu_kernel void @fneg_fsub_f32(float addrspace(1)* %out, float addrspace(1)* %in) #0 {
- %tid = call i32 @llvm.amdgcn.workitem.id.x()
- %add = add i32 %tid, 1
- %gep = getelementptr float, float addrspace(1)* %in, i32 %tid
- %b_ptr = getelementptr float, float addrspace(1)* %in, i32 %add
- %a = load float, float addrspace(1)* %gep, align 4
+ %b_ptr = getelementptr float, float addrspace(1)* %in, i32 1
+ %a = load float, float addrspace(1)* %in, align 4
%b = load float, float addrspace(1)* %b_ptr, align 4
%result = fsub float %a, %b
%neg.result = fsub float -0.0, %result
OpenPOWER on IntegriCloud