summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll')
-rw-r--r--llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll12
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll b/llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll
index 78255fbb166..b10a0f3033a 100644
--- a/llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll
+++ b/llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll
@@ -9,17 +9,17 @@
; it shouldn't access the parent's frame via sp, and the prologue and
; epilogue should be symmetrical.
; CHECK-LABEL: "?catch$2@?0??a@@YAXXZ@4HA":
-; CHECK: str x28, [sp, #-32]!
-; CHECK-NEXT: str x19, [sp, #8]
-; CHECK-NEXT: stp x29, x30, [sp, #16]
+; CHECK: stp x29, x30, [sp, #-32]!
+; CHECK-NEXT: str x28, [sp, #16]
+; CHECK-NEXT: str x19, [sp, #24]
; CHECK-NEXT: add x0, x19, #64
; CHECK-NEXT: mov w1, wzr
; CHECK-NEXT: bl "?bb@@YAXPEAHH@Z"
; CHECK-NEXT: adrp x0, .LBB0_1
; CHECK-NEXT: add x0, x0, .LBB0_1
-; CHECK-NEXT: ldp x29, x30, [sp, #16]
-; CHECK-NEXT: ldr x19, [sp, #8]
-; CHECK-NEXT: ldr x28, [sp], #32
+; CHECK-NEXT: ldr x19, [sp, #24]
+; CHECK-NEXT: ldr x28, [sp, #16]
+; CHECK-NEXT: ldp x29, x30, [sp], #32
; CHECK-NEXT: ret
OpenPOWER on IntegriCloud