summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/arm64-memset-inline.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/AArch64/arm64-memset-inline.ll')
-rw-r--r--llvm/test/CodeGen/AArch64/arm64-memset-inline.ll6
1 files changed, 5 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/AArch64/arm64-memset-inline.ll b/llvm/test/CodeGen/AArch64/arm64-memset-inline.ll
index 8f22f97ca08..c501818d851 100644
--- a/llvm/test/CodeGen/AArch64/arm64-memset-inline.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-memset-inline.ll
@@ -9,11 +9,15 @@ entry:
ret void
}
+; FIXME: This shouldn't need to load in a zero value to store
+; (e.g. stp xzr,xzr [sp, #16])
+
define void @t2() nounwind ssp {
entry:
; CHECK-LABEL: t2:
+; CHECK: movi v0.2d, #0000000000000000
+; CHECK: stur q0, [sp, #16]
; CHECK: strh wzr, [sp, #32]
-; CHECK: stp xzr, xzr, [sp, #16]
; CHECK: str xzr, [sp, #8]
%buf = alloca [26 x i8], align 1
%0 = getelementptr inbounds [26 x i8], [26 x i8]* %buf, i32 0, i32 0
OpenPOWER on IntegriCloud