summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrBuilder.h
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/X86/X86InstrBuilder.h')
-rw-r--r--llvm/lib/Target/X86/X86InstrBuilder.h12
1 files changed, 8 insertions, 4 deletions
diff --git a/llvm/lib/Target/X86/X86InstrBuilder.h b/llvm/lib/Target/X86/X86InstrBuilder.h
index e5336bca836..428f24ec56f 100644
--- a/llvm/lib/Target/X86/X86InstrBuilder.h
+++ b/llvm/lib/Target/X86/X86InstrBuilder.h
@@ -70,15 +70,19 @@ inline const MachineInstrBuilder &addDirectMem(const MachineInstrBuilder &MIB,
/// displacement. An example is: DWORD PTR [EAX + 4].
///
inline const MachineInstrBuilder &addRegOffset(const MachineInstrBuilder &MIB,
- unsigned Reg, int Offset) {
- return MIB.addReg(Reg).addImm(1).addReg(0).addImm(Offset);
+ unsigned Reg, bool isKill,
+ int Offset) {
+ return MIB.addReg(Reg, false, false, isKill)
+ .addImm(1).addReg(0).addImm(Offset);
}
/// addRegReg - This function is used to add a memory reference of the form:
/// [Reg + Reg].
inline const MachineInstrBuilder &addRegReg(const MachineInstrBuilder &MIB,
- unsigned Reg1, unsigned Reg2) {
- return MIB.addReg(Reg1).addImm(1).addReg(Reg2).addImm(0);
+ unsigned Reg1, bool isKill1,
+ unsigned Reg2, bool isKill2) {
+ return MIB.addReg(Reg1, false, false, isKill1).addImm(1)
+ .addReg(Reg2, false, false, isKill2).addImm(0);
}
inline const MachineInstrBuilder &addFullAddress(const MachineInstrBuilder &MIB,
OpenPOWER on IntegriCloud