summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM64/ARM64InstrInfo.h
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/ARM64/ARM64InstrInfo.h')
-rw-r--r--llvm/lib/Target/ARM64/ARM64InstrInfo.h9
1 files changed, 7 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM64/ARM64InstrInfo.h b/llvm/lib/Target/ARM64/ARM64InstrInfo.h
index 4bfdc882a2f..ce195e763b2 100644
--- a/llvm/lib/Target/ARM64/ARM64InstrInfo.h
+++ b/llvm/lib/Target/ARM64/ARM64InstrInfo.h
@@ -56,8 +56,13 @@ public:
unsigned isStoreToStackSlot(const MachineInstr *MI,
int &FrameIndex) const override;
- /// \brief Is there a non-zero immediate?
- bool hasNonZeroImm(const MachineInstr *MI) const;
+ /// Returns true if there is a shiftable register and that the shift value
+ /// is non-zero.
+ bool hasShiftedReg(const MachineInstr *MI) const;
+
+ /// Returns true if there is an extendable register and that the extending value
+ /// is non-zero.
+ bool hasExtendedReg(const MachineInstr *MI) const;
/// \brief Does this instruction set its full destination register to zero?
bool isGPRZero(const MachineInstr *MI) const;
OpenPOWER on IntegriCloud