summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp')
-rw-r--r--llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp80
1 files changed, 40 insertions, 40 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp b/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
index b72f23b109d..64ea76dbeb7 100644
--- a/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
+++ b/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp
@@ -90,46 +90,46 @@ void AArch64DeadRegisterDefinitions::processMachineBasicBlock(
// XZ/WZ for LSE can only be used when acquire semantics are not used,
// LDOPAL WZ is an invalid opcode.
switch (MI.getOpcode()) {
- case AArch64::CASALb:
- case AArch64::CASALh:
- case AArch64::CASALs:
- case AArch64::CASALd:
- case AArch64::SWPALb:
- case AArch64::SWPALh:
- case AArch64::SWPALs:
- case AArch64::SWPALd:
- case AArch64::LDADDALb:
- case AArch64::LDADDALh:
- case AArch64::LDADDALs:
- case AArch64::LDADDALd:
- case AArch64::LDCLRALb:
- case AArch64::LDCLRALh:
- case AArch64::LDCLRALs:
- case AArch64::LDCLRALd:
- case AArch64::LDEORALb:
- case AArch64::LDEORALh:
- case AArch64::LDEORALs:
- case AArch64::LDEORALd:
- case AArch64::LDSETALb:
- case AArch64::LDSETALh:
- case AArch64::LDSETALs:
- case AArch64::LDSETALd:
- case AArch64::LDSMINALb:
- case AArch64::LDSMINALh:
- case AArch64::LDSMINALs:
- case AArch64::LDSMINALd:
- case AArch64::LDSMAXALb:
- case AArch64::LDSMAXALh:
- case AArch64::LDSMAXALs:
- case AArch64::LDSMAXALd:
- case AArch64::LDUMINALb:
- case AArch64::LDUMINALh:
- case AArch64::LDUMINALs:
- case AArch64::LDUMINALd:
- case AArch64::LDUMAXALb:
- case AArch64::LDUMAXALh:
- case AArch64::LDUMAXALs:
- case AArch64::LDUMAXALd:
+ case AArch64::CASALB:
+ case AArch64::CASALH:
+ case AArch64::CASALW:
+ case AArch64::CASALX:
+ case AArch64::SWPALB:
+ case AArch64::SWPALH:
+ case AArch64::SWPALW:
+ case AArch64::SWPALX:
+ case AArch64::LDADDALB:
+ case AArch64::LDADDALH:
+ case AArch64::LDADDALW:
+ case AArch64::LDADDALX:
+ case AArch64::LDCLRALB:
+ case AArch64::LDCLRALH:
+ case AArch64::LDCLRALW:
+ case AArch64::LDCLRALX:
+ case AArch64::LDEORALB:
+ case AArch64::LDEORALH:
+ case AArch64::LDEORALW:
+ case AArch64::LDEORALX:
+ case AArch64::LDSETALB:
+ case AArch64::LDSETALH:
+ case AArch64::LDSETALW:
+ case AArch64::LDSETALX:
+ case AArch64::LDSMINALB:
+ case AArch64::LDSMINALH:
+ case AArch64::LDSMINALW:
+ case AArch64::LDSMINALX:
+ case AArch64::LDSMAXALB:
+ case AArch64::LDSMAXALH:
+ case AArch64::LDSMAXALW:
+ case AArch64::LDSMAXALX:
+ case AArch64::LDUMINALB:
+ case AArch64::LDUMINALH:
+ case AArch64::LDUMINALW:
+ case AArch64::LDUMINALX:
+ case AArch64::LDUMAXALB:
+ case AArch64::LDUMAXALH:
+ case AArch64::LDUMAXALW:
+ case AArch64::LDUMAXALX:
continue;
default:
break;
OpenPOWER on IntegriCloud