summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp15
1 files changed, 0 insertions, 15 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
index 8ef7911505f..d9364ed9050 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
@@ -3488,21 +3488,6 @@ SDValue DAGTypeLegalizer::PromoteIntRes_CONCAT_VECTORS(SDNode *N) {
assert(NumElem * NumOperands == NumOutElem &&
"Unexpected number of elements");
- // If the input type is legal and we can promote it to a legal type with the
- // same element size, go ahead do that to create a new concat.
- if (getTypeAction(N->getOperand(0).getValueType()) ==
- TargetLowering::TypeLegal) {
- EVT InPromotedTy = EVT::getVectorVT(*DAG.getContext(), OutElemTy, NumElem);
- if (TLI.isTypeLegal(InPromotedTy)) {
- SmallVector<SDValue, 8> Ops(NumOperands);
- for (unsigned i = 0; i < NumOperands; ++i) {
- Ops[i] = DAG.getNode(ISD::ANY_EXTEND, dl, InPromotedTy,
- N->getOperand(i));
- }
- return DAG.getNode(ISD::CONCAT_VECTORS, dl, NOutVT, Ops);
- }
- }
-
// Take the elements from the first vector.
SmallVector<SDValue, 8> Ops(NumOutElem);
for (unsigned i = 0; i < NumOperands; ++i) {
OpenPOWER on IntegriCloud