summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--llvm/test/CodeGen/X86/live-out-reg-info.ll18
1 files changed, 17 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/X86/live-out-reg-info.ll b/llvm/test/CodeGen/X86/live-out-reg-info.ll
index 7ddff938c8f..d390578b420 100644
--- a/llvm/test/CodeGen/X86/live-out-reg-info.ll
+++ b/llvm/test/CodeGen/X86/live-out-reg-info.ll
@@ -1,4 +1,5 @@
-; RUN: llc < %s -mtriple=x86_64-- | grep testb
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
; Make sure dagcombine doesn't eliminate the comparison due
; to an off-by-one bug with computeKnownBits information.
@@ -6,6 +7,20 @@
declare void @qux()
define void @foo(i32 %a) {
+; CHECK-LABEL: foo:
+; CHECK: # BB#0:
+; CHECK-NEXT: pushq %rax
+; CHECK-NEXT: .Lcfi0:
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: movl %edi, %eax
+; CHECK-NEXT: shrl $23, %eax
+; CHECK-NEXT: testb $1, %ah
+; CHECK-NEXT: jne .LBB0_2
+; CHECK-NEXT: # BB#1: # %true
+; CHECK-NEXT: callq qux
+; CHECK-NEXT: .LBB0_2: # %false
+; CHECK-NEXT: popq %rax
+; CHECK-NEXT: retq
%t0 = lshr i32 %a, 23
br label %next
next:
@@ -18,3 +33,4 @@ true:
false:
ret void
}
+
OpenPOWER on IntegriCloud