summaryrefslogtreecommitdiffstats
path: root/mlir/lib/Target/LLVMIR/ModuleTranslation.cpp
diff options
context:
space:
mode:
authorJacques Pienaar <jpienaar@google.com>2019-11-29 10:43:24 -0800
committerA. Unique TensorFlower <gardener@tensorflow.org>2019-11-29 10:43:58 -0800
commit2235333d5878393ca4d43891184c3f58f71edeb5 (patch)
treeef88af47d73606991e0ad2b1712060c5b6b08451 /mlir/lib/Target/LLVMIR/ModuleTranslation.cpp
parent52a74151787a051d8ecb246080314f64cf2a7b61 (diff)
downloadbcm5719-llvm-2235333d5878393ca4d43891184c3f58f71edeb5.tar.gz
bcm5719-llvm-2235333d5878393ca4d43891184c3f58f71edeb5.zip
mlir-tblgen: Dump input records when no generator is set
Follow LLVM's tblgen convention when no generator is set instead of asserting. PiperOrigin-RevId: 283073690
Diffstat (limited to 'mlir/lib/Target/LLVMIR/ModuleTranslation.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud