summaryrefslogtreecommitdiffstats
path: root/mlir/lib/Conversion/VectorToLLVM
diff options
context:
space:
mode:
authorAlexander Belyaev <pifon@google.com>2019-10-11 05:38:10 -0700
committerA. Unique TensorFlower <gardener@tensorflow.org>2019-10-11 05:38:37 -0700
commit7301ac72bc45e0dd9a4fab507d53826e159139b0 (patch)
treec45483d3f05f9807ac2fb7cd8707e6de181bbafd /mlir/lib/Conversion/VectorToLLVM
parent00d2a37e32067a6b41d16d605dfeb8637cc4cfbb (diff)
downloadbcm5719-llvm-7301ac72bc45e0dd9a4fab507d53826e159139b0.tar.gz
bcm5719-llvm-7301ac72bc45e0dd9a4fab507d53826e159139b0.zip
Rename LLVM::exp and LLVM::fmuladd to LLVM::ExpOP and LLVM::FMulAddOp.
PiperOrigin-RevId: 274154655
Diffstat (limited to 'mlir/lib/Conversion/VectorToLLVM')
-rw-r--r--mlir/lib/Conversion/VectorToLLVM/VectorToLLVM.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/mlir/lib/Conversion/VectorToLLVM/VectorToLLVM.cpp b/mlir/lib/Conversion/VectorToLLVM/VectorToLLVM.cpp
index e1aaa0ebd2e..3c3a18d80e7 100644
--- a/mlir/lib/Conversion/VectorToLLVM/VectorToLLVM.cpp
+++ b/mlir/lib/Conversion/VectorToLLVM/VectorToLLVM.cpp
@@ -142,7 +142,7 @@ public:
loc, vRHS, acc, rewriter.getI64ArrayAttr(d));
// 3. Compute aD outer b (plus accD, if relevant).
Value *aOuterbD =
- accD ? rewriter.create<LLVM::fmuladd>(loc, vRHS, aD, b, accD)
+ accD ? rewriter.create<LLVM::FMulAddOp>(loc, vRHS, aD, b, accD)
.getResult()
: rewriter.create<LLVM::FMulOp>(loc, aD, b).getResult();
// 4. Insert as value `d` in the descriptor.
OpenPOWER on IntegriCloud